Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Memory providers have long used built-in self test (BIST), a technology that builds self-testing circuitry directly into an IC. Logic BIST (LBIST), which tests the functional logic, has been around for a long time too -- but it did not get much traction except for some high-end CPU server and networking chips. Now, LBIST is back -- but generally not for manufacturing test, as you might expect.
First, some quick background. An LBIST macro, as shown below, includes a pseudorandom pattern generator (PRPG) and a multiple-input shift register (MISR). The LBIST macro generates and runs stimulus derived from a seed, and then checks "signatures" of bits to verify the expected operation of the circuit. The stimulus can be driven over scan chains. LBIST can use JTAG circuitry to initiate the testing, or it can use a direct method where a pin changes state and LBIST automatically runs.
LBIST macro block diagram
LBIST sounds like a neat way to allow chips to test themselves, and to potentially reduce reliance on expensive testers. So what could possibly go wrong? Dale Meehl, staff product engineer at Cadence, noted several limitations that became clear in the 1980s and 1990s.
One is that it took a lot of work to insert the LBIST circuitry. Another is that LBIST takes a lot longer to run on the tester, which translates directly into cost, and it limits test coverage because it only uses random patterns. "In the 2000s, test compression came on board, and it became a lot more cost effective to use compression technologies at the tester rather than LBIST," he noted.
Fast forward to 2012, and there's a lot of interest in mission-critical markets - military, medical, and especially automotive - in LBIST. But it's generally not for a one-time manufacturing test. It's for repeated testing in the field (or "in system" testing) to ensure that a car or a satellite or medical device is working as expected.
For example, if you have an electronically-controlled braking system, LBIST could run every time you turn your car on. If it doesn't see the right signatures and it can't verify that the logic is working correctly, the car's electronic controls can alert the driver or perhaps prevent the transmission from going into drive.
Of course logic ICs still run through the usual manufacturing tests, but most likely the LBIST will not be turned on in production testing. Meehl observed that LBIST requires more test patterns than conventional testing, may take an extra millisecond or two to work, and probably won't provide high enough test coverage without additional test vectors. For manufacturing test, the most common approach is still ATPG driven tests for the majority of users. LBIST is turned off and treated like functional logic.
There's also an area penalty for the LBIST controller, but this could be in the 1-2% range for a large chip, Meehl said. He noted that Cadence has been able to reduce the size of the LBIST macro that Cadence tools generate to about 120 flip-flops, a reduction of nearly half compared to the original macro. This solution allows for a smaller macro when designs use small digital logic.
An Automated LBIST Insertion Flow
The Cadence Encounter Test product has supported automatic test pattern generation (ATPG) for LBIST for many years. A new capability with the recent Encounter 11.1 release, however, is the automatic insertion of the LBIST macro with the Cadence RTL Compiler (RC). The automated flow first builds scan chains, then inserts compression channels, and then builds the LBIST circuitry. Designers can check coverage and manually add more test points to improve coverage.
Encounter Test then validates that the PRPG and MISR are working properly, generates the final signature, and provides the fault coverage for a given LBIST run. The diagram below shows the flow in more detail (OPCG is on-product clock generation).
Automated LBIST insertion with Cadence RTL Compiler (RC) and Encounter Test (ET)
With LBIST, therefore, an old technology has found new life, thanks in large part to the prevalence of electronic control systems in automobiles. LBIST today isn't just about simplifying manufacturing test - it's about improving mission-critical reliability and potentially saving lives.
There's nothing dramatic going on with Lbist. Its usage has been steadily increasing because more EDA tools are coming online. Those companies with resources and Lbist-know-how are using it in production and have done so since early 1990s. With correct implementation, few thousand vectors will provide at-speed coverage in high 90s. Only through a major screwup can Lbist consume more test time than ATPG. Silicon Debug has always been the achilles heel for Lbist. It is even more so now due to process variations. CHeers