Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Last year Cadence introduced the System Development Suite, a set of four connected hardware/software co-development platforms. Today (May 15, 2012) Cadence is announcing a new release of the System Development Suite that is highlighted by a new verification use model called in-circuit acceleration. Here's a brief look at this new technology, which combines some of the best attributes of simulation acceleration and in-circuit emulation.
In-circuit acceleration is available now based on the Palladium XP Verification Computing Platform and the Incisive Verification Platform, two key elements of the System Development Suite. (The suite also includes virtual prototyping and rapid FPGA prototyping, both of which have been improved in the new release. Moreover, Cadence today is announcing acceleration and emulation support for some of its verification IP).
The Palladium XP has supported both simulation acceleration and in-circuit emulation since its 2010 introduction. While they're closely related, acceleration and emulation are two different environments with different models and capabilities. Here's a quick overview of each:
In theory you would run acceleration first, and then move everything into hardware and run emulation with real-world hardware from there on. In practice there's some back-and-forth between acceleration and emulation modes - for example, if you find a bug during emulation, you may need to go back to simulation acceleration to analyze it.
This back-and-forth movement is not easy. As shown in the diagram to the right, acceleration and emulation use different types of models, ranging from transaction-level models with simulation acceleration to real hardware for emulation. Time-consuming re-modeling may be necessary to move back and forth between environments. Further, you may need to reproduce a bug found in one environment when you turn to another.
The Best of Both Worlds
What if acceleration and in-circuit emulation could be brought into a single verification environment, one that preserves the best of both? That's the idea behind in-circuit acceleration. According to Frank Schirrmeister, group director of product marketing for the Cadence System and Software Realization Group, "in-circuit acceleration combines the best of both worlds by bringing you the speed of in-circuit emulation and real-world connectivity together with a very advanced debug analysis capability."
So what runs where? According to Schirrmeister, you have the flexibility to choose where to put the components. Some teams might run analysis and debug on the host workstation, using it only as needed to "snoop" into the acceleration domain for root cause analysis, and run everything else in hardware. Others might run a processor model or perhaps even the testbench on the host, although this will involve a performance/accuracy tradeoff. The point is that you can determine which portions of the design and the verification environment are running in acceleration or emulation at any given time.
There are some interesting consequences to this flexibility. One is that you don't need to provide all the components of the design separately in the acceleration and emulation environments. If you're using a hardware model, you don't have to re-model it in SystemC or RTL in order to analyze a bug. Secondly, if you find a bug during in-circuit emulation that needs further analysis, you don't have to reproduce it in acceleration. Third, you can now access capabilities of RTL simulation - including advanced checking, monitors, assertions, and debugging - while running with the speed and using the real-world connectivity of in-circuit emulation.
In-circuit acceleration doesn't mean that simulation acceleration and in-circuit emulation go away. "There is a clear need for simulation acceleration when a majority of the testbench is on the host, and there is a clear need for in-circuit emulation when you're executing the design with real world application loads," Schirrmeister said. "In-circuit acceleration really augments these technologies with the additional ability to split your design in a very smart way."
The technology behind in-circuit acceleration includes the ability to split the design into acceleration and emulation clocking "domains," allow signals to cross those domains, bind models at various abstraction levels to the domains, add instrumentation and analysis for system-level verification, and hot-swap models in Palladium XP with Incisive simulation. No Palladium hardware changes are needed.
A Broader Vision
There's a broader vision behind in-circuit acceleration. When the System Development Suite was announced last year, the close connections between the development platforms were perhaps its greatest differentiator. For example, the Virtual System Platform can run Incisive RTL models, and the Rapid Prototyping Platform uses the same front end as Palladium XP. But Cadence wants to go much further and develop a single, heterogeneous development solution with different engines, as depicted below.
So what are those improvements to individual platforms? In brief:
Finally, accelerated VIP (AVIP) is now part of the Cadence Verification IP Catalog. This opens a new frontier for VIP by providing typical speedups in the 100X to 1000X range. And, yes, it works with in-circuit acceleration as well. For more information on AVIP, see Pete Heller's Functional Verification blog post.
Further information about the new System Development Suite release is located here.