Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Clock concurrent optimization (CCOpt) is a new technology that runs clock tree synthesis (CTS) concurrently with physical optimization. It claims significant improvements in performance, power, and area - but the only way to really quantify such claims is through customer experience with real designs. At CDNLive! Silicon Valley 2012 Koen Lampaert, associate technical director at Broadcom, shared the results of two experiments his company ran with CCOpt.
Acquired from Azuro last year, and now available with the Encounter Digital Implementation System 11.1, the Cadence CCOpt technology uses a timing window-driven engine to optimize timing paths and clocks simultaneously. It's thus a departure from the traditional CTS approach, which focuses on minimizing skew. Potential benefits include a 10% improvement in performance and total power, 30% reduction in clock power and area, and 30% reduction in IR drop. For more information about CCOpt and how it works, see the references at the end of this post.
Broadcom has been using CCOpt for its processor designs for about two years. In the experiments described at CDNLive!, the first design was an ARM Cortex-A9 block-level core, while the second was a hierarchical dual-core Cortex-A9 design including cache. Both are taped-out cores, according to Lampaert, and they run in the GHz range. They were originally 40nm designs, but since then Broadcom has moved to more advanced nodes.
Automating Custom Design "Tricks"
Lampaert is part of the team that designs ARM microprocessors at Broadcom, and it's not an easy task. "The main challenge is that we have to design a lot of these processors," he said. "Because every business unit has its own requirements, we have to do a specific core for each business unit. Our design schedules are very tight, on the order of 6 months or so for an entire processor. So, people expect custom performance on an ASIC design schedule."
Consequentially, Lampaert said, his group has been "looking into ways of automating the tricks that designers usually apply manually." And that's a capability that CCOpt provides.
In traditional CTS, Lampaert said, designers defined the target skew and defined the buffers and inverters the tool was allowed to use. Sometimes they manually defined "useful" skews (a technique for slack redistribution) and asked the tool to implement them. However, he noted, "it is very time consuming and difficult to determine what the exact skew should be. The minute you change something in your design, you have to redo the exercise. It's really something that has to be automated."
A traditional flow will run CTS and then follow it up with a separate optimization step to fix any problems. With CCOpt, in contrast, the CTS and the optimization occur simultaneously, Lampaert noted. "It shifts the problem from just looking at a critical path to looking at an entire portion of the design. It looks at a chain of critical paths and optimizes across the entire chain. And that's the way custom designers have always looked at it. It's just that, in the ASIC design flow, that was kind of lost."
Results of CCOpt Runs
The first Broadcom experiment compared a "base run" without CCOpt to a run with CCOpt. With CCOpt, there was a 6% performance improvement versus the incumbent flow. The drop in failing endpoints from 42 to 1, Lampaert said, shows that it was a lot easier to close timing with CCOpt. Power was the same, so the main message here is that CCOpt provided higher performance without increasing power consumption.
Experiment #1 - Block-level Cortex-A9 processor core
Not shown in the above table is the IR drop reduction. Average IR drop went from 25mV without CCOpt to 21mV with CCOpt, and sigma IR drop went from 4mV without CCOpt to 3.5mV with CCOpt.
The second Broadcom experiment ran a similar comparison on a hierarchical dual-core design. Here the performance increase was 8% over the incumbent flow. The number of failing endpoints dropped dramatically, total negative slack improved, and power was essentially the same compared to the conventional flow.
Experiment #2 - Hierarchical dual-core design
Lampaert's presentation noted several other aspects of CCOpt, including a critical chain analysis report, clock tree visualization, and an ability to selectively add margin to endpoints. CCOpt is "fairly easy to use," he said. "Once you set up the libraries and the input it doesn't require a lot of intervention." In the future, he would like to see CCOpt technology extend into physical synthesis and routing.
CDNLive! Silicon Valley 2012 proceedings are available here for conference attendees.
Further Information on Clock Concurrent Optimization
Industry Insights blog: Why Cadence Bought Azuro - A Closer Look
Industry Insights blog: Q&A: Former Azuro CEO Explains Clock Concurrent Optimization
Chip Design Magazine article: Clock Concurrent Optimization Reshapes IC Physical Design Flow