Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Veteran EDA analyst Gary Smith started his annual Design Automation Conference (DAC 2012) presentation with three simple words: "I was wrong." Wrong, that is, about last year's observation that it takes $75 million or more to design the average high-end mobile semiconductor design. Smith discovered a new way to design that cuts that cost considerably, and it's called "multi-platform design."
In the same presentation, given Sunday evening June 3, Smith noted that the EDA industry grew by 12% in 2011 and said that electronic system level (ESL) design grew by an outstanding 75%. So perhaps last year was the long-awaited "year of ESL." This year, Smith said, may be the year of the silicon virtual prototype.
Smith doesn't mind being wrong in 2011 - in fact, he said that was the "most successful DAC ever," because three companies called him right afterwards to tell him about their work with multi-platform based design. This approach accomplishes three things - it uses already developed software, it reuses IP including verification suites, and it significantly reduces the number of blocks. This reduces the cost of system on chip (SoC) design to $39.8 million, considerably below the $50 million target that large IDMs would like to see, and getting close to the $25 million that is the limit for many venture capitalists.
Because of multi-platform design, Smith said, "we're seeing a takeoff in the industry both in semiconductors and EDA."
Defining Multi-Platform Design
Sharon Tan, analyst at Gary Smith EDA, then came on stage to provide some more detail. She said that multi-platform design is a methodology based on the integration of already existing platforms, with the addition of new applications platforms to add a competitive advantage. As a result of the methodology, it may only be necessary to design 10-15% of an SoC, resulting in costs lowered by 30-40%.
Tan identified a hierarchy of three types of platforms. Starting from the bottom, they are as follows:
So what does all this mean for EDA? Smith said that the set of tools required for library development will be different from tools that do systems development. The new methodology, he said, "is going to blow open the market. This is where you see the explosion in system level design. It's pretty exciting stuff."
A Rosy Outlook
As in previous years at DAC, Smith offered an updated EDA forecast. In 2011, he said, EDA industry revenues grew by 12% to $4.98 billion. Gary Smith EDA expects 12.9% growth this year to $5.63 billion in 2012.
Most impressive, however, is Smith's claim that 2010 was the "knee of the curve" for ESL adoption. He said that ESL grew 75% in 2011 to $460 million. Much of that is driven by verification. The number includes virtual prototypes, transaction-based emulation and acceleration, and hardware/software co-design.
Smith also said that 2012 may be the year of the "silicon virtual prototype," which he distinguishes from the more familiar "software virtual prototype." The silicon virtual prototype has two phases. In the first phase, the design starts, hardware accelerators are added, and transaction-level models are developed. In the second phase, existing RTL blocks are inserted, SystemC blocks are synthesized, and a golden netlist is the output.
It's too early to say whether Smith will be right or wrong in 2012. But he raised some thought-provoking points on the eve of DAC 2012.
Related Blog Post
Semico Conference: "System Driven" Semiconductor IP Leads to IP Subsystems
Smith is absolutely right. Multi platform design will greatly reduce the cost. Due to growing functional complexity, ESL based Virtual prototype models aiding for perforamnce analysis for early detection & correction of system level issues will be in demand.