Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Some significant news was announced at the Design Automation Conference June 4 - the official debut of the Unified Coverage Interoperability Standard (UCIS 1.0) by the Accellera standards organization. Accellera hosted a June 6 lunch event at which Richard Ho (right), co-chair of the UCIS Committee and research lead at D.E. Shaw Research, gave a detailed overview of UCIS and showed how it will benefit verification engineers.
The goal of UCIS is to allow interoperability of verification coverage data across different tools from multiple vendors. The standards effort was launched in 2006 with the realization that every verification tool had its own way of tracking coverage data, making it difficult to combine or compare coverage information between tools. Further, different types of tools - RTL simulation, SystemC simulation, formal verification, and emulation, for instance - produce different kinds of data, complicating efforts to get an overall view of when verification is completed.
UCIS doesn't establish a universal coverage metric, but it is built upon a standard API that will allow engineers to merge data from different tools into a unified coverage database. It also provides an XML format for the interchange of coverage data. UCIS has broad industry support, and as Ho noted verification providers including Cadence, Synopsys, Mentor Graphics and Jasper Design Automation have all contributed to the standardization effort.
Getting a Full Picture
"What design teams would like to know," Ho said, "is what has been checked, what remains to be checked, how many resources are needed, whether specialized verification techniques are needed for specific problems, and if there are tools that address these problems. You can't really know that until you have a full picture of where verification coverage is and what needs to be done."
UCIS is thus a "first step" in getting a picture "of all the different kinds of coverage that we have, many of which span different tools and different platforms and have different abstraction levels." Simulation, for example, produces code coverage and functional coverage metrics, while formal verification has its own coverage metrics, such as assertion coverage. "A lot of these coverages overlap," Ho said.
As shown below, UCIS provides a standard API for tools that produce and consume verification coverage data. The standard provides a unified way to get that information into a coverage database, as well as a way for reporting, analysis, and test plan tools to consume the information. It supports multiple heterogeneous coverage data producers and multiple heterogeneous coverage data consumers.
The UCIS API allows multiple tools to write to, and read from, a unified coverage database. Source: Accellera
Looking forward, UCIS hopes to address a number of use models. In a temporal merge model, engineers would be able to merge simulation results over time, getting a view of coverage during the course of a project. In a spatial merge model, it will be possible to get a system-level view of a number of different blocks. In a heterogeneous use model, designers will track coverage for blocks using different types of tools.
A key part of the UCIS mission is ensuring that data is "universally recognizable." According to Ho, this ensures that "a cover point in tool A is recognized as the same cover point in tool B" even if different names are used. "We want to make sure that, when you read a database, you understand what coverage they are actually referring to."
UCIS provides an information model that defines ways to represent coverage data. A highly generalized model of coverage may be stated as:
The information model is not the same as the data model. Instead, the information model is brought into the data model, which holds a range of coverage information models. In this process, Ho acknowledged, some information is lost, so it's important to represent the key parts that the user cares most about.
In addition to the data model and API, UCIS provides an XML interchange format for coverage data. This enables an exchange of data between environments. Users can, for instance, dump coverage data from one environment and read it in another. XML was chosen because it's portable, well understood, and hardware and software tool independent.
There's more. UCIS includes an assertion formal status API that can save information about the status of formal verification. An additional, formal-specific UCIS API is defined for identifying formally unreachable coverage items.
As always with initial standards releases, UCIS 1.0 has some limitations. Ho mentioned the following:
Ho noted that Accellera is setting up an open source repository at the Accellera UCIS web site where users can donate applets they create.
Want to know more? An Accellera video tutorial introduction to UCIS is available here. Presented by UCIS Committee co-chairs Richard Ho and Ambar Sarkar (Paradigm Works), it is sponsored by ARM, Cadence, CircuitSutra, Forte, Mentor, and Synopsys.
Richard Ho photo by Joe Hupcey III
Industry Insights blog posts about DAC 2012
ARM CTO at DAC 2012: The Truth About Semiconductor Scaling
DAC 2012 Panel - Can One System Model Serve Everybody?
DAC 2012: EDA Industry Celebrates 10 Years of OpenAccess
TSMC-Cadence Collaboration Helps Clarify 3D-IC Ecosystem
Gary Smith at DAC 2012: Multi-Platform Design and the $40M System on Chip
DAC 2012 IBM Keynote: Multi-Core Performance Growth Slowing, New Approaches Needed