Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Cloud computing can generally support the types of workloads required by EDA tools, but when it comes to billion-gate semiconductor simulation, there's room for improvement. A recent collaboration between Xuropa, Intel and Cadence, presented at the user track at the June Design Automation Conference (DAC 2012), resulted in a server management software framework that can boost throughput by as much as 15% for billion-gate simulations.
The paper was titled "Billion Gate Semiconductor Design and Simulation and the Next Phase of the Cloud Computing Evolution." It was presented by James Colgan, CEO of EDA cloud provider Xuropa, and Naresh Sehgal, software architecture manager at Intel. Both are interviewed in the short video below. Cadence provided EDA tools and support for the experiment.
In brief, the server management software schedules workload execution according to the real-time state of the underlying hardware. It can dynamically scale available CPU, I/O, and memory resources for each workload. The framework determines optimal workload placement and cloud configurations to meet the demands placed on the hardware resources available. In the video, Sehgal uses an air traffic control analogy to describe how it works.
The experiment described in the paper was executed on an OpenStack based cloud. Execution times of the workloads were recorded both with and without the framework technology, and then compared. The resulting up-to-15% improvement in workload is significant for several reasons. Not only can jobs run 15% faster - you can run 15% more jobs. Both time-to-market and product quality improvements follow, along with lower design and verification costs.
What kinds of resources are required for a billion-gate simulation? How does the new software improve throughput? How is scheduling handled? What were the results? And what was the Cadence role in this collaboration? The video below has answers. Click on the icon to view or click here.