Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
John Heinlein, vice president of marketing for the Physical IP division at ARM, believes that an advanced system-on-chip (SoC) design shouldn't be a "leap of faith." In a keynote speech at the IP Talks! sessions at the ChipEstimate.com booth at the Design Automation Conference (DAC 2012) - and now available by video - Heinlein talked about what it takes to deliver timely, predictable results with complex SoCs.
Heinlein's speech, titled "Realizing the Next Wave of Smart Devices," was one of around 40 IP Talks! presentations over a three-day period. These interactive 10-20 minute presentations by IP providers covered just about every important aspect of IP and SoC design. Videos of the presentations are now available at ChipEstimate.com.
John Heinlein gives keynote speech at IP Talks! at DAC 2012
Heinlein began his talk by looking at trends in mobile devices. But he didn't just talk about smartphones and tablets. Noting that every 600 smartphones require a server, he also noted that ARM and its partners are working to enable cloud computing by delivering server platforms that are customized and energy efficient. "Server farms are all about how much processing you can deliver for a given heat budget," he said. "We expect to see a 20X increase in Internet traffic over the next four years."
So what's required to achieve reliability in silicon for smart devices? Heinlein identified three criteria:
Much of the talk focused in IP, and Heinlein immediately made it clear that ARM's offerings go far beyond processor IP. He talked about the software infrastructure that ARM provides; physical IP that specifically targets ARM cores; cache coherent interconnect IP; memory controllers and PHYs; and the processor optimization packs (POPs) that ARM has developed to help design teams get products to market quickly.
Heinlein also talked about "right size computing" and discussed ARM's big.LITTLE architecture, which pairs a high-performance Cortex-A15 processor with a small, simple, energy-efficient Cortex-A7 processor. The Cortex-A15 handles peak performance while the Cortex-A7 runs less demanding software. "It's like having a Prius with a Ferrari engine under the hood," Heinlein commented.
Heinlein noted the 2011 collaboration between ARM, TSMC and Cadence that produced a 20nm test chip using the Cortex-A15. "The point here was to grease the skids, to make sure we've checked out all the issues so by the time you get to your design with this advanced technology, everything has been proven and tested," he said. "Using the advanced process technology from TSMC, the advanced physical IP and cores from ARM, and the tool chain methodology from Cadence, it ended up with a very successful result."
You can watch the video by clicking here (may require log-in or quick registration) or by clicking on the icon below.
Videos are also available for IP Talks! presenters from Arasan, Cadence, CAST, eSilicon, GLOBALFOUNDRIES, Open-Silicon, Samsung, Silicon-IP, Synopsys, True Circuits, TSMC, and Xilinx. Some of these companies had multiple presenters, as did ARM. See the ChipEstimate.com video site for a complete listing.