Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
For several years, ARM has offered processor optimization utilities (called POPs) that help users of ARM Cortex-A series processors optimize power, performance and area for a given process. This week (Aug. 9) ARM and Cadence took things one step further by announcing a POP that includes scripts that drive Cadence Encounter digital implementation tools, creating an "out of the box" optimized EDA flow for ARM Cortex-A9 designs using the TSMC 40LP process. This collaboration will extend to POPs for the Cortex-A15 and for the TSMC 28HPM process.
It may sound simple in concept, but it took a significant investment and a deep collaboration on the part of ARM and Cadence to couple the ARM POP IP to the Encounter flow. Traditionally, POPs have not been tightly integrated with commercial EDA tools. The Encounter-optimized POP removes a lot of the work that design teams would otherwise have to do themselves. Setting up a flow and writing the scripts that drive it is not trivial, especially if one is trying to optimize results for a given processor and process.
ARM today offers POP solutions for Cortex-A7, Cortex-A9, and Cortex-A15 processors. Cortex-A9 POPs are available for 40nm, 32nm, and 28nm geometries. POPs include three components:
Using these components, ARM promises that design teams can achieve superior power, performance and area when hardening ARM cores, and they'll do so in less time.
Including scripts that drive Encounter tools takes POPs to a new level - adding a fourth component, one might say. Specifically, the Cortex-A9 POP mentioned above supports a Cadence tool flow that includes physical-aware synthesis, floorplanning, placement, routing, extraction, signal-integrity analysis, and design for test (DFT). The integrated Cadence flow includes Encounter RTL Compiler, Encounter Digital Implementation System, Encounter Timing System, and QRC Extraction. The flow also includes clock concurrent optimization (CCOpt), a new technology that combines clock tree synthesis with physical optimization.
Cadence and ARM have been working together for several years to provide optimized tool flows for advanced ARM processors. Last year I wrote about a multi-year technology collaboration that resulted in optimized Cadence design and verification tools for the Cortex-A9 and Cortex-A15. It led to new capabilities in the Encounter flow that improve power and performance with these processors, and help designers avoid timing bottlenecks.
The POP effort "was quite a significant investment in time from our side," said James Davey, marketing director at Cadence. "Scripts needed to be created, and we were acting like a customer would, going from zero all the way through [to hardening the core]." A significant and steady performance improvement occurred during this engineering effort, and now those benefits are available to users.
One point that occurs to me is how commercial EDA tools are "generalized" to handle a broad range of processors and processes. For obvious financial reasons, you don't find tools that are specifically optimized for just one processor and process. But with the ARM-Cadence POP collaboration, you essentially get all the benefits of such a tool. A new level of collaboration has created a new type of offering that will bring a new level of power, performance and area to users of advanced ARM processors.
You can read more about ARM POPs here, and you can read an ARM Community guest blog by Steve Leibson about the collaboration here. The Encounter-optimized ARM POP Cortex-A9 solution is available for licensing from ARM.