Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The IC physical design team at Marvell Technology Group Ltd. has a tough challenge. They're under a lot of pressure to minimize power consumption as much as possible, while getting products out the door quickly. In a recorded presentation at the Cadence web site, Murali Natarajan, senior physical design manager at Marvell, talks about low-power design challenges and the solutions that Marvell has found.
The presentation, titled "Accelerating Advanced Low-Power Implementation Using Common Power Format," was one of 30-plus customer and partner presentations at the EDA360 Theater in the Cadence booth at the Design Automation Conference (DAC 2012). Audio recordings and slides from most of the presentations are located here, and a previous blog post lists the titles of the available presentations.
In his presentation, Natarajan noted that Marvell designers are increasingly using low power technologies such as power shutoff, dynamic voltage and frequency scaling (DVFS), and retention logic. Typical low-power designs have 5 or more power domains and 20-30 operational power modes. Dual-rail memories operate in full power, partial power, or shutoff modes. Designs include isolation cells, level shifters, retention cells, and disjoint power domains with multiple modules in each power domain.
Often, Natarajan said, Marvell designers "convert" existing designs into low-power designs by adding multiple power domains. And here's the problem - a lot of timing paths may cross those domains. "The logical crossing between the power domains is rarely controlled, which means that you can have lots of nets crossing from one power domain to another," he said. "That demands that isolation cells and level shifters are inserted at the right nodes, and that can sometimes be very tricky."
Having a single power intent file format - in this case, the Common Power Format (CPF) - for both implementation and verification is a big help, Natarajan said. He cited these advantages for CPF:
Marvell uses the Cadence RTL Compiler to insert low-power elements. It provides "out of the box power intent integrity," Natarajan said. "What I mean by this is that the tool inserts isolation cells and level shifters at the correct node, making it easier for timing closure. Also the tool does not insert redundant isolation cells, and scan insertion is low-power aware." He noted that designers rely on the tool to optimize cross-domain nets.
Marvell also uses the Cadence Encounter Digital Implementation System. Natarajan said the tool is constantly aware of power integrity, handles power connections for newly added cells, calls Conformal Low Power to verify power intent, and doesn't have significant run-time or memory overhead for low-power designs.
"At the end of the day, we were able to achieve significant power savings and design time acceleration because of the way we were using the tools," Natarajan said. You can listen to his 10-minute presentation and see the slides here.