Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
As the use of SystemC transaction-level models (TLM) increases in verification environments, there's a growing need to connect SystemC TLM 2.0 models to hardware verification language testbenches. A newly archived webinar details a new interface that links the Specman e language to SystemC TLM 2.0 models.
Originally given Sept. 11, 2012, the webinar is titled "No More Wrappers - New Interface Between e and SystemC TLM 2.0." The webinar was presented by Hannes Froehlich, solutions architect at Cadence and author of a recent whitepaper, "Interface Additions to the e Language for Effective Communication with SystemC TLM 2.0 Models" (you can read my earlier summary of the whitepaper here). The webinar gives you a more interactive presentation of the same material along with a demo.
Kishore Karnane, product marketing manager for Specman, gave a brief introduction at the start of the webinar. "In the last several years we've seen a lot of interest in SystemC TLM models for high-level modeling," he said. "It's important to provide a convenient mechanism to interact with these high-level models from a testbench." He noted that the Specman e language interface was created following customer demand.
Sockets and Generic Payload
Froehlich provided a very brief review of the TLM 2.0 standard, and showed the following slide, which depicts an interoperability layer for modeling memory-mapped busses that includes sockets and core interfaces. Of particular note is the generic payload, which contains control attributes and data. The generic payload "means that any model compliant with TLM 2.0 can communicate with another model that uses the same standard," he said.
The e language TLM 2.0 interface is based on communicating via sockets, and passing the generic payload across a multi-language boundary. Froehlich went into detail about core interfaces and sockets, the generic payload, and a base protocol that determines sequences of requests and responses. He showed how the TLM interface uses blocking and non-blocking transport functions between initiator sockets and target sockets.
Some e language additions were needed to allow e-to-SystemC TLM communication. They include the following:
In general, naming follows SystemC conventions, and the e language code looks very similar to SystemC, Froehlich said.
What about additions to SystemC? Very little is required here, although users must enable the multi-language functionality of Incisive. To do so, they must include the ml_tlm2.h header file. This file contains declarations of the multi-language TLM 2.0 interface functions and field registration macros.
Froehlich's slide presentation only took about 20 minutes and was followed by a 15-minute demo and a question-and-answer session. His summary: "We added a carbon copy of sockets and transport interface functions to enable you to directly communicate with SystemC TLM 2.0 sockets. So there is no need to write extra e or SystemC code - you can connect directly. There is nothing to do apart from registering sockets for multi-language communications."
The webinar is available here.