Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
In today's complex SoCs, early performance analysis and verification of SoC interconnect is crucial. Architects must ensure that interconnect will meet the bandwidth and latency requirements of the target application, while verification engineers must build a testbench that assures functional correctness. A new software tool, described in a recent ARM guest blog, promises to ease both these tasks with a new level of automation.
The tool is the Cadence Interconnect Workbench, and it has two use models. First, it provides a graphical performance analysis capability that helps system architects run what-if experiments quickly with different interconnect configurations. Secondly, it automatically generates a verification environment that includes a UVM e or SystemVerilog testbench, configures VIP that applies stimulus and response to the interconnect, and builds a verification plan that tracks coverage metrics.
"The problem that we're solving is that large SoCs are becoming too complex to do decent architectural planning, and the interconnect must be verified as IP itself," said Steve Brown, product marketing director at Cadence. "People do ad-hoc planning with spreadsheets because there is no more accurate alternative." The new tool provides an accurate alternative, and it works with the ARM AMBA protocol and all of its sub-protocols, like AXI, AHB and ACE.
The diagram below shows how Interconnect Workbench works. It takes in automatically generated interconnect RTL and an IP-XACT metadata description from the ARM AMBA Designer. It also takes in traffic profiles and AMBA VIP. (There is no need to wait for RTL for the IP blocks or memories - the tool uses traffic generators instead). The Interconnect Workbench builds either a performance-oriented testbench or a verification oriented testbench. It can build a complete UVM testbench in minutes, enabling quick "what if" experiments.
Overview of the Interconnect Workbench
When the goal is performance analysis, the Interconnect Workbench adds AMBA traffic generators and a performance monitor to the testbench. "We create a simulation-based performance test environment that uses the interconnect RTL as a cycle-accurate way to represent what the performance of the SoC will be," Brown said. "Instead of RTL for the peripheral IP, you connect a traffic generator, or proxy, to master and slave ports. The tool tells you what you're driving into the SoC and how the interconnect reacts to activity from the SoC."
As a result, architects can create experiments that evaluate traffic profiles in different scenarios and consider tradeoffs that impact throughput, latency, and bandwidth. "Architects can set up and modify experiments much more easily than they could before," Brown said. "They're still going to make decisions based on their intuition, but they'll have an easy way to validate that their decisions have some credibility."
Interconnect Workbench can also build a testbench that's automatically configured for functional verification closure. Here, the tool configures the interface VIP needed to apply stimulus and response to the interconnect. It automatically generates a template verification plan that has the interconnect topology built in, setting the stage for metric-driven verification. Finally, it generates the infrastructure needed to run simulations on the Cadence Incisive simulator.
At present, Interconnect Workbench requires the use of Cadence VIP, and it makes use of the Cache Coherent Interconnect Monitor that is part of the VIP Catalog. While the Interconnect Monitor does checking, the Interconnect Workbench adds stimulus, a test suite, and a verification plan that can collect coverage metrics.
If you've read the EDA360 vision paper released in 2010, you may recall that it discusses the challenges faced by IP integrators and suggests that new tools and methodologies are needed to serve them. Interconnect Workbench is one such tool.
The Interconnect Workbench will be further discussed at the ARM TechCon conference 2:10 p.m. Oct. 30, 2012, in presentation ATC-110 - "Cache Coherent Interconnect Complexity, Verification, and Performance Analysis" by Nick Heaton (Cadence) and Paul Martin (ARM). To read an ARM guest blog about Interconnect Workbench, and view a short video demo, click here.