Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
People have been talking about semiconductor IP "reuse" for many years, but is IP really reusable as is? It's increasingly unlikely, according to Martin Lund (right), senior vice president of the SoC Realization Group at Cadence. In a recent keynote speech, Lund said that continuous changes in standards, technology, and requirements mean that IP cores must be configured in an "IP Factory" to meet the needs of a given system-on-chip (SoC).
Lund gave the keynote speech at the IP-SOC 2012 conference in Grenoble, France Dec. 4, 2012 (I "attended" the keynote via a recorded presentation). The speech was titled "Cloud and Mobility - Disrupting the IP Ecosystem."
"In the semiconductor space there are both huge challenges and huge opportunities," Lund said. "The stakes have never been higher. The pace of technology adoption is immense." This pace includes servers, tablets, automotive electronics, social media, and especially the upcoming "Internet of things" that could result in 50 billion connected devices by 2020.
Before discussing IP reuse, Lund cited "seven disruptions that are coming our way," including:
One Size Does Not Fit All
One consequence of these disruptions, Lund said, is that "a one-size-fits-all IP approach doesn't work anymore. Every SoC has different requirements." He said that the traditional notion of IP reuse "is suffering from rapid changes in standards, in technology, and in requirements."
To provide an example, Lund pointed to PCI Express, which has gone through three standards in ten years (with Gen4 coming out soon). A number of ECNs have provided modifications to the standard. "This is a continuous train of change," Lund said. "There's no ‘build it once and we don't have to touch it anymore.'" On the other hand, he noted, derivatives "are a form of reuse that makes sense."
Lund also pointed to changes in Ethernet standards and DRAM interfaces, and even showed how a single product family - the Kindle - has changed its processor, storage, display, and interfaces over successive generations. His conclusion is that "the old ways of IP don't work anymore." These "old ways" include the IP Bazaar, where price and availability are the driving concerns, and the IP Mall, where products are provided off the shelf.
So what does work? "I suggest you have to take a factory approach," Lund said. "You say yes there will be changes, and you build the machine that delivers the IP. That's the product. The IP is a by-product of that innovation." The IP Factory, he said, is "quality focused, integration optimized, and requirements driven. We'll take your requirements and generate your core."
Cadence is using the IP Factory approach to deliver customized, on-demand IP solutions, Lund said. This includes over 3,100 unique memory configurations, over 6,000 memory models, and over 40 verification IP protocol solutions. "Taking an IP Factory approach, we think we can help bring the IP ecosystem forward, and help to calm some of those challenges the semiconductor industry is faced with," he concluded.
Related Blog Posts
MemCon Keynote: Cloud, Mobility Disrupt Semiconductor Memory Ecosystem
Q&A: Cadence VP Martin Lund Brings User Perspective to Semiconductor IP