Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In 2012, Cadence Community bloggers turned out over 400 posts in categories including Industry Insights, Functional Verification, PCB, IC Packaging, Custom IC, System Design and Verification, RF, Low Power, Mixed Signal, Logic Design, and Digital Implementation.
Below is a listing of the ten most read 2012 blog posts. One thing that leaps out at me is the keen reader interest in emerging technologies such as FinFETs and 3D-ICs. Readers also like practical posts that point the way to good information about products and methodologies. Our readers are both visionary and pragmatic!
1. SpectreRF AppNotes and Tutorials...Still One of Our Best Kept Secrets!
RF blog posts from 2011 and earlier are still attracting considerable readership, and this January 2012 RF post by Tawna Wilsey was the best-read 2012 Cadence Community blog last year. It's a detailed and practical guide to information about the SpectreRF simulator.
2. Why Cadence Bought Sigrity - And How it May Change PCB Analysis
In July 2012 Cadence acquired Sigrity, a leading provider of signal integrity and power network analysis tools for PCB and IC package design. This Industry Insights blog post explains how Sigrity's technology fits with existing Cadence tools, and how the acquisition may bring "expert level" signoff tools into the design mainstream.
3. ARM TechCon: Inside Story of a 14nm FinFET Tapeout
At ARM TechCon in October 2012, Cadence announced a 14nm FinFET test chip tapeout using an ARM Cortex-M0 processor and IBM's FinFET technology. This Industry Insights blog post covers a technical session that explained the challenges that were encountered and the solutions that were developed.
4. Ubuntu Updates for 2012
In this System Design and Verification post, Jason Andrews provides an update on how to run the Virtual System Platform and Cadence Incisive simulator on the latest version of Ubuntu.
5. FinFETs, Tri-Gate Transistors Promise Low Power - But Pose Some Design Challenges
This Industry Insights post gives a quick overview of FinFET technology, notes advantages, and talks about the challenges that custom/analog designers will face. It also describes needed tool capabilities.
6. Best Practices for Selecting and Using Verification IP (VIP)
Should you buy VIP or build your own? What should you consider in selecting VIP? And how can you make best use of it once you have it? This Industry Insights blog post answers those questions.
7. Things You Didn't Know About Virtuoso: Change is Here to Stay
In this Custom IC blog post, Stacy Whiteman shows how to change the values of device instance parameters in Virtuoso without having to edit the schematic.
8. TSMC Forum: An Update on 20nm, 3D-IC, and 16nm FinFETs
At the TSMC Open Innovation Platform Ecosystem Forum in October 2012, TSMC executives provided updates about the company's 20nm process, 3D-IC technology, and 16nm FinFET process. This Industry Insights post has the details.
9. TSMC-Cadence Collaboration Helps Clarify 3D-IC Ecosystem
As announced at the 2012 Design Automation Conference, and reported in this Industry Insights blog post, Cadence helped refine the methodology and provided tool support for the TSMC chip-on-wafer-on-substrate (CoWoS) process.
Thanks for reading Cadence Community blogs in 2012! We have much more in store for 2013, and we always welcome your feedback.