Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
System on chip (SoC) interconnect must meet the performance requirements of increasingly demanding, complex chips -- but traditional modeling and verification techniques don't shed much light on bandwidth and latency. A new approach to analyzing and debugging performance with ARM system IP (interconnect) will be presented Tuesday, March 12, at CDNLive Silicon Valley in Santa Clara, California.
The new approach will be discussed by William Orme, strategic marketing manager for ARM, and Nick Heaton, senior solutions architect at Cadence, in session DVSY101 Tuesday at 4:45 pm. The approach uses the ARM® AMBA® Designer to generate RTL interconnect, and then uses the Cadence® Interconnect Workbench (see previous blog post here) to automatically analyze bandwidth and latency across hundreds of simulations.
An interconnect performance analysis solution is needed because adequate performance is essential for successful delivery of SoCs. Heterogeneous multi-core architectures are becoming very complex, and interconnects need to intelligently manage traffic from different processors sharing the same memory system. A typical ARM CoreLinkTM CCI-400 Cache Coherent Interconnect, for example, can consume hundreds of thousands of gates. The complexity of the SoC requires new features such as quality of service (QoS), multiple power and clock domains, dynamic queuing, multi-processor support, and traffic management, with many different traffic generators to be set up and verified for performance.
What Doesn't Work
So, why not just ask system architects to run interconnect performance analysis at the transaction-level modeling (TLM) level? According to Heaton, the models at this level aren't accurate enough, and building accurate models would make them very slow. TLM models "abstract the behavior of the interconnect and the memory system completely away," he noted. "You can't measure the way those systems really behave without being cycle accurate."
Thus, what's needed is RTL. And the people who are asked to do the interconnect performance analysis, Heaton said, are most typically RTL verification engineers. "They have been pushed into this kind of analysis and they are struggling," he said.
But pure RTL simulation doesn't really work for interconnect performance analysis, either. Simulation, Heaton said, lets users see a waveform over time. With complex SoC interconnect, there could be hundreds of memory transactions ongoing at any one time, and trying to pick out problems by staring at waveforms is "almost impossible." The better approach is to look at statistical distributions.
What Does Work
"Let's not look at one simulation," Heaton said. "Let's look at 100 simulations that are variations of the same scenario, and do a latency distribution. You can very quickly spot outliers, which are occasional transactions that are taking a lot longer than other ones. You can pick them out and debug them. If it was pure RTL simulation, you'd never find it."
While the AMBA Designer generates RTL for the interconnect, the rest of the SoC doesn't need to be in RTL. For main memory, you could use an approximately timed (AT) model. You would typically replace processors with approximate traffic models. "The traffic analogy is useful because there are a lot of different masters and traffic generators," Orme said. "You have to manage all this competing traffic and make sure no one loses out."
Today's interconnect is highly configurable, and the AMBA Designer can generate RTL for a new configuration at the push of a button. The Interconnect Workbench takes metadata from the AMBA Designer tool and automatically generates testbenches for ARM system IP. In a traditional flow, engineers would have to hand-code the testbench. "You can be running simulations in under an hour without writing a line of code," Heaton said.
The end result is that users can run simulations for different implementations, configurations, and use cases, and get a clearer picture of the impact of design decisions on the way the system will perform. They can make tradeoffs to find the optimal implementation options for the various use cases.
For further information about CDNLive, click here. If you're reading this after March 12 and would like to know more, you can see an ARM guest blog plus video here and a Cadence Industry Insights blog here.