Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Can the same SystemC TLM2 models be used in virtual platforms and high-level synthesis? Today the answer is typically "no." However, there is a "middle ground" modeling methodology that can turn this "no" into a "yes," according to Stuart Swan, senior architect at Cadence. Swan gave a presentation on this topic at DVCon 2013, and in the short video clip below he recounts some of the highlights.
Swan spoke at a Monday Feb. 25 tutorial titled Increasing Productivity with SystemC in Complex System Design and Verification (a video recording of his presentation is available here). He noted that the ability to synthesize SystemC TLM2 models would result in a "dream" flow that would permit a single, high-level "golden model" for SoC blocks. A single model could be used for software development with a virtual platform and hardware implementation with high-level synthesis.
The reason this typically doesn't happen is that the SystemC TLM2 standard was not designed for synthesis - it was intended for modeling virtual platforms at near real-time simulation speeds. High-level synthesis has modeling requirements that are not typically met by TLM2. For example, high-level synthesis modeling uses finite state instead of dynamic memory allocation, and requires careful and limited use of pointers.
In the tutorial, Swan outlined a "middle ground" that works for both virtual platforms and high-level synthesis. Key aspects include a minimal number of processes, a process and memory structure that properly reflects hardware architecture, and the use of synthesizable TLM interfaces. Swan showed how a single-source SystemC model can be automatically configured for TLM2 or for high-level synthesis.
In the video, Swan talks about why design teams want a unified modeling flow, what has prevented that in the past, and how the "middle ground" methodology works. If video fails to open, click here.
In addition to this video, a number of other short video clips from DVCon 2013 are available for viewing. Links are provided below.
DVCon 2013 - Tutorial: Fast Track your UVM Debug Productivity with Simulation and Acceleration
DVCon 2013: Interview with Oski Technology CEO Vigyan Singhal
DVCon 2013: Interview with AMIQ CEO Cristian Amitroale
DVCon 2013: Best Practices in Verification Planning
DVCon 2013: AXI Asynchronous Bridge Verification with AXI ABVIP and Formal Datapath Scoreboards
DVCon 2013: Saurabh Shrivastava of Xilinx on paper "How to Kill 4 Birds with 1 Stone Using Formal"
DVCon 2013 - Meirav Nitzan of Xilinx on her poster "A Smart Generation of Design Attributes"
Interesting topic. Would be great to reuse the same models for virtual prototyping and HLS. The presentation highlights the different requirements for both use cases and proposes a methodology for configuring the models accordingly.