Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Cadence this week (May 20, 2013) announced the Tempus Timing Signoff Solution, a new static timing analysis and closure tool that offers significant speed and capacity advantages over existing solutions. Tempus promises to accelerate signoff timing closure by a matter of weeks. One factor behind this fast performance is a clever application of parallelized computing technology to static timing analysis.
Granted, parallelized computing across multiple CPUs is not a new technology, and it has been applied to EDA applications such as parasitic extraction. But timing analysis is a much tougher challenge for parallelization, noted Ruben Molina, product marketing director for signoff at Cadence. With parasitic extraction, for instance, you can slice the die into quadrants and extract from each quadrant. Timing, however, brings in multiple input files, constraints, and logic cones that span logical and physical hierarchies.
Many static timing tools, including the Encounter Timing System, use distributed processing for timing views. That's fairly clear-cut, Molina noted, because each timing view is independent. You're not subdividing a singular problem - you're seeing versions of the same design under slightly different conditions or operating modes.
Check the Boundaries
The harder problem, and the one Tempus has tackled, is to take a really large analysis problem and decompose it into smaller problems that can run in parallelized fashion. "The challenge is in creating the next level of computational problems," Molina said. "Tools today are bound by either the logical or physical hierarchy of the design. It is a natural partitioning of the design that allows multiple design teams to work independently at the block level. The challenge is what you do with timing at the boundaries of the blocks when you assemble the design."
The "secret sauce" in Tempus, he said, is the ability to use an arbitrary number of specified compute resources to perform parallelized computation with maximum efficiency. "Tempus figures out how to parallelize the timing analysis problem, and it doesn't necessarily have to align with either physical or logical boundaries. It's looking beyond these simplistic views of hierarchy." Defining the subproblems, managing the compute load, and integrating the final answers is all done automatically such that the "user doesn't even see it."
What happens if you take the same design that was previously parallelized, and run it in one monolithic process - assuming there's a compute resource that's large enough? According to Molina, you will get exactly the same answer. This has not always been the case when attempts at solving the timing analysis problem with distributed processing were tried.
Parallelized Computation and Multi-Threading
Some EDA tools (including Tempus) are multi-threaded, and can thus take advantage of a single machine with multiple CPUs. Multi-threaded timing analysis is actually an easier problem to solve than massively parallelized computation, Molina said. With multi-threading, everything is localized with respect to hardware and communication. With massively parallelized computation, data and results must have a higher degree of independence in order to scale with increasing number of compute resources.
Because Tempus is both multi-threaded and massively parallel, it can run on multiple multi-core compute resources. While there is no theoretical upper limit on the number of CPUs, Cadence has run Tempus across as many as 64 CPUs. At 32 CPUs, Tempus has analyzed tens of millions of cells in a single hour. Parallel computation also lowers the memory overhead. The observed memory footprint of Tempus allows design sizes in the hundreds of millions of cells with today's high end compute server configurations.
It all adds up to faster timing closure. As noted in today's announcement, the Tempus Timing Signoff Solution is an integrated closure environment that can not only run timing analysis, but fix problems in the layout. But the analysis takes up the majority of the run time. Since the timing analysis is both multi-threaded and massively parallel, the overall optimization environment is much faster.
Because signoff timing closure can take up to 40% of the overall design flow, anything that substantially speeds it up will make a big difference. That's why the Tempus Timing Signoff Solution is a breakthrough technology for static timing analysis.
TSMC has certified the Tempus Timing Signoff Solution at 20nm (read press release here). To learn more about Tempus, click here.
It is really a great thought to do timing analysis using multi-threading concept.