Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
With the recent release of the IEEE 1801-2013 (UPF 2.1) power intent format standard, prospects for "methodology convergence" between the Unified Power Format (UPF) and Common Power Format (CPF) are looking good. One company that has used both formats and is following the evolution of power standards is STMicroelectronics.
Fellow Cadence blogger Adam Sherer and I recently spoke with David Vincenzoni, who works in the Industrial and Power Conversion Division of STMicroelectronics. His group develops large, complex industrial ASICs with embedded processors, including mixed-signal ASICs and SoC power line modems. Low power design is key, and many chips have two, three, or more power domains that can be switched on or off or carry different power levels. "It is vital to have a proven, low-power flow that goes from RTL to signoff," Vincenzoni said.
According to Vincenzoni, key challenges in low-power design include the following:
The last SoC developed by Vincenzoni's group had two power domains with three power modes. There were also several level shifters between the core logic and the I/Os. A separate power domain was represented by an analog front end. Engineers used CPF for verification and UPF for implementation, and also used equivalence checking for the power intent.
Using IEEE 1801 UPF
For a recent IP development, Vincenzoni's group used IEEE 1801 UPF along with verification from the Cadence Incisive simulator. The block has two power domains and three possible power modes. A block diagram of the IP block is below.
Vincenzoni explained: "Through Specman and the UPF 1801 description of the power intent, we simulated the power modes of this IP. The implementation engineer used the same UPF 1801 description during the synthesis and equivalence checks. This IP can be delivered with the UPF 1801 description file, which can be included with the power intent of the SoC that will integrate it."
According to Vincenzoni, the older Accellera UPF 1.0 standard could be good enough for a power intent description at the implementation level, but it is too detailed for an RTL description. IEEE 1801-2013, on the other hand, inherits several CPF constructs that allow a high-level description of the power modes of the design, and it also supports low-level descriptions for the back-end flow.
Advice for UPF Users
By leveraging CPF constructs and deprecating some of the older UPF 1.0 commands, IEEE 1801-2013 opens the door to methodology convergence between UPF and CPF. Power format convergence is the "right way," Vincenzoni said. "For the designers, it is essential to have a language that is supported by all the tools of the ASIC design flow."
At present, STMicroelectronics uses the IEEE 1801-2009 (UPF 2.0) standard, and expects to stick with that through the next few projects. Vincenzoni said his group is "interested" in IEEE 1801-2013 but has to take tool support into account.
Vincenzoni's advice to UPF users: "Start to use UPF 1801-2009 and follow the evolution of the standard. Start now with UPF 2.0, and when the tools support UPF 2.1 it will be easy to switch."
Related Blog Post
A CPF User Perspective on IEEE 1801 (UPF) "Methodology Convergence"