Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
An important milestone for any new semiconductor technology is the availability of a foundry EDA reference flow. Such a milestone occurred last week (Sept. 18, 2013) as Cadence and TSMC delivered the latest Cadence 3D-IC reference flow for true 3D die stacking (right).
While there has been considerable interest for several years in "3D-IC" technology, most of the implementation work to date has involved "2.5D" packaging, in which dies are placed side-by-side on a silicon interposer substrate. Cadence last year announced a collaboration with TSMC to develop tool support for that company's Chip-on-Wafer-on-Substrate (CoWoS) process. The Sept. 18 announcement, however, supports configurations in which dies are stacked on top of each other and connected with through-silicon vias (TSVs).
3D die stacking can provide tremendous advantages in memory bandwidth, power savings, and form factor minimization. This technology is already used by some memory providers. However, heterogeneous (logic plus memory, digital plus analog) implementations may still be several years away from volume production. There are still unresolved technology issues, such as thermal challenges, and ecosystem issues, such as who takes responsibility when things go wrong.
So why come out with a 3D stacked-die reference flow now? According to Brandon Wang, program management director at Cadence, the tool enablement must evolve with the technology. "We're looking at real production in a few years, and the reference flow has to be there before design activity starts," he said. The flow was qualified with a memory-on-logic design based on the Wide I/O interface.
What's in the Flow
Tools in the Cadence 3D-IC flow span digital, custom/analog, packaging, and signoff technologies. Some of the tools listed below, such as Encounter Digital Implementation System and Virtuoso Layout Editor, have 3D options. In such cases, Wang noted, designers can stay within the cockpit of the tool they've been using. Other tools, including the recently announced Tempus Timing Signoff Solution, already handle 3D die stacking and don't need a 3D option.
The Cadence 3D-IC flow includes the following:
Sigrity PowerDC can provide electrical and thermal co-simulation for PCBs and IC packages, including 3D stacked die implementations.
A detailed overview of Cadence 3D-IC capabilities is provided at the Cadence website. These capabilities include 3D implementation (placement, optimization, routing) for custom and digital, 3D verification and analysis, design for test (DFT), IC/package co-design and system analysis, and 3D-IC semiconductor IP such as the Wide I/O controller and PHY.
On the digital implementation side, the Encounter Digital Implementation System provides a "double sided aware" methodology that includes TSV-aware, 3D floorplanning; optimization of blocks, TSVs, and micro-bumps to improve performance and power; multi-chip visualization with background views; and connectivity extraction maintained through TSV connections.
On the custom/analog side, the Virtuoso environment supports 3D-IC TSV/back-side connectivity, adjacent die stacking and debugging, routing to micro-bumps and TSVs, bump file transfer support, and multi-die visualization with background views. 3D extensions to extraction and analysis tools make it possible to consider parasitics for TSVs, micro-bumps, and interposer routing, and to analyze timing, power, thermal, and signal-integrity across multiple dies. Finally, IC/package co-design tools support 3D visualization and I/O feasibility planning between the chip, package and board.
Empowering Design with FinFETs
Also on Sept. 18, Cadence announced that its digital, custom, and signoff flows have been included in TSMC's 16nm FinFET Reference Flows. The digital flow includes Encounter Digital Implementation System, Encounter RTL Synthesis, Encounter Test, Physical Verification System, QRC Extraction, and Encounter Power System. The custom/analog flow incorporates optimized 16nm native SKILL process design kits that enable new capabilities in the Virtuoso platform, including FinFET placement using Modgens (module generators) and FinFET auto-alignment and abutment.
Reference flows are essential for new technology development, and the TSMC flows for 3D stacked die and FinFETs will help move these technologies forward towards volume production. You can learn more at the TSMC Open Innovation Platform (OIP) Ecosystem Forum October 1, 2013 in San Jose, California.
Related Blog Posts
TSMC-Cadence Collaboration Helps Clarify 3D-IC Ecosystem
TSMC 2013 Symposium: Progress in 20nm, 16nm FinFET, and 3D-IC Technologies