Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Last year I wrote a blog post suggesting that FastSPICE simulation technology is "hitting the wall." A new approach is clearly needed, and Cadence is responding this week (Oct. 9, 2013) with Spectre XPS (eXtensive Partitioning Simulator), a FastSPICE simulator that sets new milestones for speed, capacity, memory footprint, integration, and ease of use.
FastSPICE is a transistor-level simulation approach that provides significant performance gains over full SPICE simulators, which must (unlike FastSPICE) solve a full matrix solution for the entire circuit under test. FastSPICE simulators may use techniques such as model reduction, event-driven simulation, multi-rate simulation, and hierarchy, and they typically partition the design into smaller sub-circuits that can be solved individually.
However, older FastSPICE simulators are running into problems with partitioning and hierarchy. Power gated architectures - very common today, with the demand for low-power circuits -- break the partitioning techniques used in older FastSPICE engines. Increasing RC parasitics make it difficult to use hierarchy, and slow the simulation because of the additional data that must be managed. Finally, increasingly complex advanced-node circuits result in memory, capacity, and performance demands that older FastSPICE simulators cannot meet.
Cadence is responding to these challenges with Spectre XPS, which uses advanced partitioning techniques that promise 10X faster throughput while requiring 2X-3X less memory than competing solutions. Spectre XPS can manage advanced-node parasitics and power gated architectures. It provides tight integration with the Cadence Spectre simulation platform, Virtuoso Analog Design Environment (ADE), and Liberate MX memory characterization tool. The current release of Spectre XPS is aimed at SRAM characterization, and mixed-signal SoC support is coming soon.
As shown below, Spectre XPS is based on the same simulation infrastructure as the SPICE-accurate Spectre simulator, Spectre RF, and Spectre APS (Accelerated Parallel Simulator). All these simulators use the same simulation database, front-end parser, and device library. A common model interface supports MOSFET, silicon-on-insulator (SOI), bipolar junction transistor (BJT), Verilog-A, and proprietary device models. A common simulation front end takes in SPICE netlists, Spectre netlists, and DSPF/SPEF format files. The environment provides RC reduction and supports static and dynamic checking.
According to John Pierce, product marketing director for circuit simulation at Cadence, it isn't quite correct to say that Spectre XPS is "integrated" with Spectre. "It is Spectre," he said. Invoking XPS, APS, or any other Spectre simulator requires only a command-line prompt from a common user interface.
Spectre XPS is also tightly integrated with ADE, which provides analog/mixed-signal simulation control and management. Given that many foundries use ADE to build process design kits (PDKs), ADE will provide a close connection to the mixed-signal SoC ecosystem, Pierce said.
Ease of use was a major development criterion for Spectre XPS. In previous generation FastSPICE simulators, Pierce observed, designers would often go block-by-block setting various simulation options. With hundreds of blocks and many potential options, the list of options can go on for pages. Spectre XPS users, on the other hand, will identify the type of circuit (such as SRAM) and they will have one speed dial they can set.
"That's it," Pierce said. "We're going to have the tool handle everything under the hood. We are really focused on streamlining the adoption of XPS."
Another Spectre XPS feature is its ability to consider the impact of IR drop on timing. IR drop (voltage drop) reduces drive strength and can cause a timing variation of up to 10 percent. Today, however, FastSPICE users separate the power network from the design, solve them separately, stitch them back together, and get the results. The advanced partitioning algorithm in Spectre XPS allows a simultaneous IR drop and timing solution. This can help designers reduce timing margins.
As noted, the initial release of Spectre XPS focuses on SRAM characterization. Given the high embedded memory content in today's SoCs, memory characterization - which delivers the timing and power views that designers need - is a critical step. ROM, RAM, and multi-port register files can take up half of the die area of a modern SoC. Current ad-hoc approaches do not accurately model timing, noise and power, and tools are struggling to support a full range of process, voltage, and temperature (PVT) corners.
FastSPICE can accelerate memory characterization, but only if the FastSPICE simulator and the memory characterization tool are tightly integrated. That's the case with Spectre XPS and the Cadence Liberate MX characterization tool, according to Pierce. He noted that designers can use Spectre XPS in standalone mode during design and then "plug it into" Liberate MX when it's time to do the characterization. Spectre XPS can perform a high-capacity simulation of a power-gated SRAM architecture with full parasitics.
Further information about Spectre XPS is available at a landing page.
Related Blog Post
Is Fast SPICE Simulation Hitting a Wall?