Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Despite years of progress in both business models and technology, semiconductor intellectual property (IP) is still risky, costly, and difficult to integrate. Can the IP ecosystem relieve the pain while providing more complete hardware/software solutions? Four industry experts shared their opinions at a lively panel discussion at the Semico Impact conference Nov. 6, 2013.
The panel was titled "IP Ecosystem Solutions for Complex Systems." The moderator was Mahesh Tirupattur, executive vice president at Analog Bits. Panelists were as follows, shown left to right in the photo below:
"The premise of this panel is to talk about the high cost and risk of integrating IP," said Tirupattur in his introduction to the panel. "There is a massive chance of failure if you choose the wrong IP, the wrong supplier, the wrong fab, or the wrong process. One missing link breaks the whole chain." While every IP provider claims that their IP is pre-verified, "at the end of the day, integration is still a nightmare," Tirupattur said.
With the tone set, the panelists responded with gusto.
Savage noted that IPextreme helps semiconductor companies bring their internal IP into the semiconductor supply chain. Five years ago the company started selling the Freescale ColdFire processor core, and eventually IPextreme decided to sell the whole ColdFire platform (see recent announcement here). By so doing, "we enabled the entire software ecosystem," Savage said. "The IP business is much more than selling cores - it's about selling complete solutions, and tying together the semiconductor ecosystem with the software tool providers and EDA companies."
Polychronopoulos noted that verification IP (VIP) lets companies reuse their verification infrastructure environments. This includes a test plan, test sequences, and coverage, and users can add design-specific versions of these components. Support for the Universal Verification Methodology (UVM) is key, as well as portability across engines, debugging, and silicon-proven VIP.
There's a paradox in talking about ecosystems, Rowen said. On the one hand, if an ecosystem foundation is stable for a long period of time, more and more ecosystem components will grow up around it. On the other hand, design teams want to differentiate. "You want to get all the benefits of an ecosystem, in terms of skills and tools and libraries," Rowen said. "But you don't want to just use the same foundation as everyone else."
"If Tensilica should be known for one thing," he added, "it is solving this paradox of ecosystems. You can have dramatic innovation and the creation of things never seen before, and at the same time you can leverage an effective ecosystem that has all the things you want out of an ecosystem."
At TSMC, Kochpatcharin tracks incoming tapeouts and looks at how customers are using IP. He noted that IP reuse is growing rapidly. Out of 3,500 hard IP blocks that TSMC has cataloged, 2,500 were used more than once. "That's a lot of reuse, but what are the headaches?" he said. "The big challenge is verification and the quality of the IP. If you use this IP, how do you know it will work?"
Kochpatcharin discussed a TSMC IP quality program that is "kind of like ISO 9000." It includes a physical review, design rule checking, IP validation, and silicon verification. An IP validation lab performs audits of IP customer silicon. "In summary," he said, "IP quality is number one."
Questions and Answers
Q: Where do you see the role of customers, IP companies, EDA vendors, and foundries looking three years forward?
Kochpatcharin: There will be a lot more collaboration. We need feedback from IP vendors very early, to make sure that the power and performance of chips is what they are looking for.
Savage: We're getting more involved with our customers' end customers in the specification of systems and performance profiles. Recently we've become more involved in quality aspects and safety certification, so we're getting involved with the end customer directly.
Rowen: There are three adjacent associations for IP - process know-how, automation know-how, and application know-how. It is natural for EDA and IP to grow closer together, because the EDA companies have a good bit of process know-how. You hope EDA has the automation know-how. The tricky one is the application know-how - it's increasingly valuable.
Q: As people move to more intelligent, programmable subsystems, how do ecosystems need to evolve?
Savage: What we found in subsystem IP is that people want to reuse the OSes and all the [software] things used on chips.
Rowen: Subsystems are a lively topic, first because everyone defines "subsystem" differently. Many subsystems are good, but only some make business sense when it comes to IP licensing. What a lot of people want in a subsystem is the integration of hardware and software. If you don't have the capability to reuse that particular combination of hardware and software, subsystems can look like a services business.
Polychronopoulos: When a customer is reusing a subsystem, they don't necessarily want to get involved in the verification but they somehow have to manage the complexity of this device. There are multiple tens of interfaces around it. We're developing tools that will allow them to connect to multiple interfaces.
Q: IP reuse has a technical dimension and a business model dimension. What is preventing a higher level of reuse?
Savage: I think technology advances have far surpassed business-level innovation. We're now licensing to system houses, and they may have never done an IP license before. They don't understand the business terms or the concept of royalties. A sales person who worked for me said that IP contracts are like snowflakes-no two are identical.
Tirupattur: Mixed-signal IP reuse is almost like an organ transplant. It just does not work perfectly. The specs look good but I want something different.
Chris Rowen's comment about the 2013 Cadence acquisition of Tensilica:
"The acquisition of Tensilica by Cadence is really a watershed, certainly from an IP business model perspective. It also takes the notion of automation to a new level. Traditional CAD companies manipulated gates. But now, increasingly, customers are manipulating processors and subsystems. A new generation of technology is required to do that. So now, Tensilica goes to the big stage."
Related Blog Post
Semiconductor Industry Headed for Strong 2014: Forecaster