Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Nearly every IC design these days is a low-power design—and fast and accurate power analysis is needed from the system level on down. In a newly archived two-part Cadence webinar, one speaker explains why and how to use dynamic power analysis with emulation, while another speaker shows how low-power verification can be used with the Cadence Palladium XP emulator (right).
The webinar was presented Dec. 11, 2013, by Dieter Thuemmel, solutions architect at Cadence, and Joel Ake, staff product engineer at Cadence. You can access the archived webinar with your Cadence log-in (quick and easy registration if you don't have one).
Thuemmel first explained why listeners should consider using dynamic power analysis (DPA) at a system level. He noted that DPA can help engineers identify architectural issues early in the design flow, and analyze the system-level power impact of hardware/software interactions. Cadence Palladium Dynamic Power Analysis, he noted, is tightly coupled with the Cadence RTL Compiler for early power analysis.
SoC power analysis, Thuemmel noted, requires "deep cycles." With simulation alone, he said, "you are running a limited number of cycles, so you may just encounter a peak and figure that this is your power consumption peak. If you run more cycles with Palladium XP, you may find out much later in the test scenario that you have your real peak."
So, how can one use DPA effectively in the design cycle? Bringing DPA into the RTL design flow is easy, Thuemmel said. Palladium XP users can generate a weighted toggle histogram, compute an activity profile, and bring results into SimVision for viewing and analysis (see diagram below).
The gate-level design flow for DPA is somewhat more complex but also more accurate. Here, users capture activity information in a TCF format (described below) and pass it to the Cadence RTL Compiler. This tool reads the same gate-level netlist that is running on the emulator, and it has power and switching activity values for the cells, memories and macros. Users can add parasitic information with a SPEF file. The result, said Thuemmel, is a "very accurate power estimation" displayed graphically in the SimVision waveform tool.
Thuemmel then described three types of DPA reports:
Finally, Thuemmel showed that DPA with Palladium is a flexible solution for hardware/software co-verification. Software developers can use familiar debuggers to set breakpoints, look at registers, change memory locations, and perform many other tasks. Engineers can run power analysis to better understand the software impact on power consumption. Thuemmel concluded his presentation with several customer success stories.
Ake noted that low-power verification with Palladium XP is just one part of an integrated low-power solution provided by Cadence. Palladium XP, he noted, can play a role at several stages of the design process, including RTL low-power simulation, logical (synthesized) low-power simulation, and physical low-power simulation.
Ake also said that Palladium XP supports multiple low-power design methods including power shutoff (PSO), multiple supply voltages (MSV), and dynamic voltage frequency scaling (DVFS). He noted that Palladium use models including traditional in-circuit emulation, emulation with static or dynamic target, in-circuit acceleration, and simulation acceleration can all be used in conjunction with a low-power intent description and the user's RTL.
Palladium XP compilation is fast, Ake said, and power intent files are checked for syntax and semantics. Power-related instrumentation is added to the database during compilation to support behaviors like PSO. The fast compile allows rapid design turns. The diagram below shows how this happens.
Finally, Ake showed the Palladium Low-Power Verification GUI, which allows users to create debug expressions for the Palladium logic analyzer tool, get values of low-power objects, probe low-power objects, create a log file of low-power events, and display low-power detail in the "view" chosen by the user.
Again, you can access the webinar here. For a complete list of all archived webinars, click here.
Related Blog Post
Palladium XP II—Two New Use Models for Hardware/Software Verification