Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Since its initial release as an Accellera standard three years ago, the Universal Verification Methodology (UVM) has become one of the most successful and widely used EDA standards. In addition to its original goal of verification IP (VIP) interoperability, UVM has popularized such concepts as stimulus generation based on sequences, communication based on transaction-level modeling, test execution using runtime phases, and a register layer.
The DVCon 2014 conference offered a March 3 tutorial titled "UVM - What's Now and What's Next." What's next is the pending UVM 1.2 release, which is expected to become the official version of UVM in the very near future. Uwe Simm, solutions architect at Cadence and a member of the Accellera UVM Working Group, has been involved in the development of UVM 1.2 and was a speaker at the tutorial.
The day after the tutorial, I caught up with Uwe Simm for a short video interview. He noted that the new release is "an evolution rather than a revolution." We discussed messaging improvements that allow object-oriented features, improvements that make phasing more usable, and a sequence library that is now part of the official UVM standard.
If the video icon below does not open, you can view the video here.
To learn more about UVM and the UVM 1.2 release, see the Accellera UVM community web site at http://www.accellera.org/community/uvm/. You can download a user guide and reference implementation at http://www.accellera.org/downloads/standards/uvm.
Other DVCon 2014 Cadence Blog Posts
DVCon 2014 Panel: Did We Create the Functional Verification Gap?
Jim Hogan at DVCon 2014: Functional Verification Faces "Abundant Chaos" from New Technologies
DVCon 2014 in Review: Formal Verification, Value Chain, and the Industry's Future
Lip-Bu Tan at DVCon 2014: EDA/Silicon Ecosystem Crucial to Innovation
Uwe will also present the UVM1.2 on the DVClub shanghai event in 3.28.2014. Check it out now ----- Registration webpage ---- www.eventbrite.co.uk/.../dvclub-shanghai-28-march-2014-tickets-10200850017