Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Test-driven development (TDD) and unit testing are methodologies that can greatly shorten functional verification time and increase quality. Engineers at Hewlett-Packard are currently applying these techniques with UVM-e (Universal Verification Methodology with IEEE 1647 e language) and getting good results—but it took a bit of work to get there.
The HP experience was described in a paper given at the recent DVCon 2014 conference. The paper was titled "Applying Test-Driven Development Methods to Design Verification Software in UVM-e." The authors are Doug Gibson and Mike Kontz, both of whom are design verification (DV) engineers at HP's Enterprise Server division, and both of whom are featured in the video clip below.
Inspired by Agile software development techniques, TDD is an approach in which specifications and tests are developed before the design is done (or even begun). Designers identify a feature to be developed, and then write a unit test that will verify that the feature meets particular specifications. The designer then starts coding and keeps going until all of the tests pass.
Unit tests are organized as series of individual tests, each housed within a test suite. Each test case within the test suite will cause a new, unique object to be created. The test case will be run against that object, and following a pass/fail result, the object under test will be destroyed.
A Solution for UVM-e
The HP Enterprise Server division recently adopted UVM-e "because we felt it was the most productive verification environment we could choose," Gibson said in the video below. But there was a problem. In the Specman e language environment, all units are constructed at time zero and they live for the time of the testbench. They cannot be constructed and destroyed at will, as a unit-test framework requires.
To solve this problem, Cadence developed a unit-test framework called the eUnit Testing Framework. The DVCon paper goes into considerable detail about the application of this framework and its advantages.
In the following video, Gibson and Kontz discuss the advantages of test-driven development for verification software, why their group adopted UVM and returned to the e language, why there was a need for a new framework, and what the framework allows HP to do. (If video fails to open, click here.)
Proceedings and speaker slides will be publicly available on April 24 at the DVCon website.
Other Cadence DVCon 2014 Blog Coverage
Jim Hogan at DVCon 2014: Functional Verification Faces "Abundant Chaos" from New Technologies
DVCon 2014 Panel: Did We Create the Functional Verification Gap?
DVCon 2014 Video: An Update on the UVM 1.2 Release
Lip-Bu Tan at DVCon 2014: EDA/Silicon Ecosystem Crucial to Innovation
DVCon 2014 in Review: Formal Verification, Value Chain, and the Industry's Future
DVCon 2014 Video: For Improved Verification, Think About the Flow
DVCon 2014: What's the Missing Piece in Verification?
DVCon 2014: How to Close the Verification Gap