Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
What are the top ten challenges in system-on-chip (SoC) design today? Can virtual platforms, cloud computing, and fully depleted silicon-on-insulator (FD-SOI) be part of the solution? Experts discussed these points April 8, 2014, in a panel organized by the IEEE Computer Society of Silicon Valley (IEEE CS SV) and held at Cadence headquarters in San Jose, California.
This "Top SoC Design Challenges" panel discussion served as a kind of preview for the Electronic Design Process Symposium (EDPS 2014) scheduled for April 17-18 in Monterey, California, where the above issues will be discussed in much more depth. Additionally, three of the four panelists listed below (McLellan, Sehgal, Swan) will be speakers at EDPS 2014.
Panelists were as follows, as shown left to right in the composite photo below. Moderator Hans Spanjaart, senior program manager at Altera, is in the rightmost position.
Go Back and Shift Left
Swan opened the panel by admonishing listeners to "go backward in the [design] flow and shift left." This means that software development and hardware/software co-verification need to take place much earlier than they typically do today. Swan noted that software development lags hardware development in today's flows. Architects perform hardware/software partitioning without much exploration of architectural tradeoffs. They then pass the design to hardware development teams, who jump right into RTL coding.
Virtual platforms can make a big difference. By combining fast processor models with transaction-level peripheral models and legacy IP, Swan noted, virtual platforms can provide software development, hardware validation, and hardware/software integration. Bringing virtual platforms into the flow also allows more architectural exploration.
Why has the development of electronic system level (ESL) flows been slow? Swan cited several reasons - insufficient model availability, lack of expertise that encompasses both hardware and software, and (typically) no path to implementation through virtual platforms. Larger companies find it easier to adopt ESL flows because they have the manpower.
Sehgal noted that new SoCs are costing upwards of $300 million, and suggested several ways to reduce costs, including derivative designs, IP reuse, and a "shift left" to develop and verify software earlier. Cloud computing is another option. Today, he noted, there aren't many EDA tools in the cloud, and chip design companies are concerned about protecting their IP. Overcoming these barriers will lower the cost of design, Sehgal said.
While most of the semiconductor industry is assuming that FinFET transistors will prevail below 20nm, there is in fact another option, according to McLellan. That option is FD-SOI, a technology championed by ST Microelectronics. Basically, an FD-SOI transistor has a very thin channel with an insulator behind it. While FinFETs will be very expensive to manufacture, FD-SOI may be even less expensive than today's planar transistor processes, he said.
Swan, Sehgal, and McLellan will all speak in more depth about these topics at EDPS.
The Top Ten SoC Challenges - A Designer View
With apologies to the retiring David Letterman, Tom Dillinger provided a "top ten" list of challenges for SoC design, counting backwards down to the biggest challenge. Here's the list.
To view an on-demand webcast of this panel discussion, click here. Microsoft Silverlight is required.
Related Blog Post
Electronic Design Process Symposium (EDPS) Reviews Design Flow Challenges and Solutions