Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Do you want assurance that your system-on-chip (SoC) netlists are "power clean?" In a recorded presentation on the Cadence web site, Harshat Pant, principal engineer at Broadcom, shows how static low-power verification can provide that assurance, and notes advantages, challenges, and best practices for this important technique.
Pant was a speaker at the Cadence DAC Theater at the Design Automation Conference (DAC 2014) in June, where over 40 speakers - mostly customers and partners -- offered informal half-hour presentations. Audio recordings and slides are now available for most of those presentations, including Pant's presentation, at the Cadence DAC microsite.
Pant first outlined the low-power implementation flow that Broadcom uses. It's a hierarchical flow based on the Unified Power Format (UPF). He then discussed the UPF to CPF (Common Power Format) translation that's done inside the Cadence Encounter Conformal Low Power static low-power verification tool. Finally, he talked about the advantages of using Encounter Conformal Low Power and the ways in which Broadcom engineers have learned to get the best value out of the tool.
As a supplier for makers of top-tier smartphones, Broadcom is very familiar with complex multi-voltage, multi-power domain SoCs. These SoCs may contain modems, 64-bit applications processors, GPUs, and a number of hard and soft IP blocks. An SoC could have as many as 45 or 50 power islands that switch on and off independently.
In his presentation, Pant described the "hierarchical UPF" power implementation flow used at Broadcom. "We start with UPF for each block, and then we take each block through the whole implementation flow," he said. "That block becomes a standalone entity, and in the end we combine it with the top-level UPF." Broadcom is currently using the Accellera UPF 1.0 standard but is also starting to borrow some constructs from the more recent IEEE 1801 UPF standard. (The latest standard is IEEE 1801-2013 or UPF 2.1).
Broadcom engineers do a UPF to CPF translation inside the Encounter Conformal Low Power tool. Pant noted that Broadcom uses CPF for a number of things, including RTL power-aware dynamic verification, power-aware logic equivalence checking, and low-power static verification. The translation involves a three-step process. These steps include pre-processing the UPF file, performing the translation itself, and post-processing the CPF file.
A Tricky Translation
The most challenging part of Broadcom's static low-power verification flow is preparing the "golden CPF" file, Pant said. Why are pre-processing and post-processing necessary? "There are some differences between UPF and CPF that cannot be directly translated," he said. "At times it needs some hacks that are not part of the tool."
Pant provided some examples of cases in which UPF pre-processing is needed. For example, suppose you have a 1.8V PLL with some virtual power supplies inside it. In conventional UPF there is no way to tell the tool what these supplies are related to in the outside world. It's thus necessary to add several lines to UPF code that tell the tool (for example) that the internal virtual supplies are the same as the outside core supplies.
CPF post-processing, Pant said, is the "biggest pain point right now and the biggest part of our time in the UPF to CPF conversion." Part of this step is adding in back biasing information. UPF 1.0 does not have the semantics to define back biasing, so this must be added into the text manually.
UPF 1.0 does not have the semantics to define externally switched domains, so the constructs that define external shutoff conditions have to be added to CPF. Another issue is that the "full off" power condition is not exactly the opposite of the "full on" condition of UPF 1.0. Designers have to post-process the CPF to change the domain shutoff function to match the inverse of the UPF full-on definition.
Once the golden CPF is created "the pain part of it is gone" and the Encounter Conformal Low Power run is "straightforward," Pant said. "It's a very comprehensive tool and it catches all known issues of power implementation," he noted. "We are very confident that when we use Conformal Low Power on a power-aware netlist, and the whole report is qualified, that there are no real bugs still pending in the netlist."
Pant said that Encounter Conformal Low Power easily catches issues like incorrect buffering of control signals of NOR-type isolation cells. The tool can also quickly catch transmission gate issues without a lot of additional setup. The tool offers fast runtimes and good capacity, but it may not be able to read in a full-flat SoC netlist, he said.
There are several challenges with static low-power verification. First, golden CPF creation is a complex process, and it requires a knowledge of issues and workarounds. UPF 1.0 and CPF are very different, and while IEEE 1801 UPF 2.0 is an improvement, vendor tools have varying levels of support. And iteration over multiple back-end databases remains an issue because the UPF to CPF translation cannot always be scripted.
Pant recommended the following "best practices" for using static low-power verification:
The IEEE 1801 group is working on UPF/CPF interoperability and, in the long run, towards "convergence" into a single standard. This convergence "is the way forward that will eliminate the complications that arise out of power format conversions," Pant said.
To listen to this presentation and see the slides, click here and scroll down to 5:00 pm Monday June 2. No registration is required.
Related Blog Posts
DAC 2014 Cadence Theater - Customers, Partners Outline Challenges and Successes
DAC 2014: 30+ Customer, Partner Presentations Now Available on Cadence.com
Video: What the Newly Approved IEEE 1801-2013 Low Power Format (UPF 2.1) Includes