Get email delivery of the Cadence blog featured here
Verification debug hasn't exactly been a hotbed of technology innovation, even though verification teams report that debugging can consume more than 50% of the overall verification effort. A recently archived Cadence webinar reviews common debug challenges and shows how the new Incisive Debug Analyzer, announced in October, offers new technology that can help engineers break through the debug bottleneck.
This well-attended webinar was titled "Accelerate Your Verification Debug with the New Incisive Debug Analyzer." Kishore Karnane, product marketing director, introduced the webinar by noting that debug has become the main bottleneck in verification. "We've heard from customers that over 50% of the effort today is in debug," he said. Moreover, he noted, it's becoming almost impossible to debug at the signal level, because verification teams are shifting their methodology from the signal level to transaction-level and class-based verification.
Karnane said that Cadence customers have identified the following debug challenges:
What's needed is new technology that reduces the amount of time that humans have to spend in front of computers debugging - and that's where the Incisive Debug Analyzer comes in. Karnane called it a "new concept in debug" that provides interactivity in a post-processing debug environment. Thus, engineers have access to all the data files and only need to run the simulation once.
The Debug Analyzer consists of four core elements (right) that are tightly integrated and synchronized in a single multi-pane debugging window. It leverages the existing SimVision environment for waveform and transaction-level debug. Karnane described the four core elements as follows:
Much of the one-hour webinar is a hands-on demo given by Nadav Chazan, principal solutions engineer at Cadence. The demo uses the Incisive Debug Analyzer to track down a parity mismatch error. The example uses mixed VHDL and Verilog RTL, and a testbench written in the Specman e language. After the demo, a poll showed that 60% of the webinar attendees regarded the Playback Debugger as the most valuable of the four key features listed above.
In summary, Karnane noted, the Incisive Debug Analyzer improves productivity and predictability, with some customers reporting a 40% savings in debugging time and effort. Scheduled availability is end of 2012 for the e language and June 2013 for SystemVerilog.
Cadence Community members can access the webinar here (quick and free registration if you're not a member).