• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Industry Insights
  • :
  • Calypto CEO Interview: Why System Realization Needs Sequential…

Industry Insights Blogs

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
rgoering
rgoering
2 Sep 2010

Calypto CEO Interview: Why System Realization Needs Sequential Analysis

One important enabling technology of a transaction-level modeling (TLM) based design flow is an ability to verify the results of high-level synthesis. Calypto Design Systems, a member of the recently-formed Cadence System Realization Alliance, is playing an important role by closely integrating its SLEC sequential equivalence checker with the Cadence C-to Silicon Compiler.

The following video interview with Tom Sandoval, Calypto CEO, was taken right after a talk given by Sandoval at the Cadence booth at the June Design Automation Conference. In the video clip, Sandoval tells why sequential checking is a must for high-level synthesis, how SLEC works with C-to-Silicon in a fairly automated fashion, and how sequential optimization fits into the EDA360 vision.

 

If video fails to open, click here.

In an additional comment, Sandoval noted that sequential equivalence checking has a role to play in the RTL space as well. If you optimize an RTL design for power or performance, he noted, you'll very likely make sequential changes - such as adding pipeline stages or using sequential clock gating. A sequential checker is needed to verify such changes. Calypto's PowerPro product, in fact, optimizes RTL designs for power and is based on the company's sequential analysis technology.

In his presentation at the Cadence booth, Sandoval noted that "next-generation EDA" will need to move "from combinational analysis to sequential analysis as a technology basis." It's an interesting thought that goes beyond just formal equivalence checking and extends into implementation and optimization, with potential applications from concept through gates.

Richard Goering

 
Tags:
  • High-Level Synthesis |
  • DAC |
  • Sandoval |
  • formal |
  • sequential |
  • Calypto |
  • EDA360 |
  • Industry Insights: ARM |
  • Analysis |
  • C-to-Silicon |
  • HLS |
  • verification |