• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Industry Insights
  • :
  • DAC 2015: See the Latest in Semiconductor IP at “IP Talks…

Industry Insights Blogs

rgoering
rgoering
26 May 2015
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

DAC 2015: See the Latest in Semiconductor IP at “IP Talks!”

IP TalksIf you’re a system on chip (SoC) designer, you need the latest, most up to date information about semiconductor design IP and verification IP (VIP). And the best place to find that is at IP Talks!, a series of ongoing presentations at the ChipEstimate.com booth (#2433) at the Design Automation Conference 2015 (DAC 2015), taking place June 8-11 in San Francisco, California.

Now going into its 9th year, IP Talks! includes over 30 half-hour presentations from the world’s leading IP providers and foundries. The talks run continuously from 10:15 am to 5:30 pm Monday, Tuesday and Wednesday June 8-10. Held in an informal setting, the talks address the challenges faced by SoC design teams and show how the latest developments in semiconductor IP can contribute to design success.

IP Talks! takes place in an informal setting at the ChipEstimate.com booth

This year’s IP Talks! keynote presentation will be given at 10:15 am Monday by veteran EDA investor and long-time semiconductor executive Jim Hogan. The title of his speech is “The looming quality, reliability, and safety crisis in automotive electronics. Why is it and what we can do to avoid it?” The speech will discuss the rising use of automotive electronics and the concerns surrounding function, performance, power, quality, and safety design and verification.

As shown in the schedule below, panel sessions will be held Monday, Tuesday and Wednesday at 3:00 pm. The Monday and Wednesday panels will feature speakers from ARM, GLOBALFOUNDRIES, and Samsung. The topic is “Advancing the Common Ecosystem on 14LPP.” The Tuesday panel, organized by ARM, is titled “How to Address the Challenges of IP Configuration, SoC Integration and Performance Verification.” Speakers are from ARM, Cadence, and Samsung.

You can learn more about Cadence design IP at 4:30 pm Monday, 4:30 pm Tuesday, or 2:00 pm Wednesday, and about Cadence verification IP (VIP) at 11:30 am Monday. Other presenters include ARM, eSilicon, Kilopass, Sidense, SilabTech, Sonics, Synopsys, True Circuits, and TSMC.

One more incentive – if you come to the sessions marked with the orange “sun” symbol above, you can win an Apple iPad Mini. To see the latest schedule for IP Talks!, click here. Presentations from IP Talks! 2014 are available here (scroll to bottom of the schedule).

Richard Goering

Related Blog Post

Cadence DAC 2015 and Denali Party Update

 

 

Tags:
  • ChipEstimate.com |
  • IP Talks |
  • DAC 2015 |
  • semiconductor IP |
  • Jim Hogan |

Share Your Comment

Post (Login required)