Get email delivery of the Cadence blog featured here
There is always a
demand for learning something simply and quickly on your own in some corner of
the world. The big challenge that I have
faced with learning is how to find the right learning vehicle that helps me
discover what I didn't already know in a short period of time. If you also
struggle with this aspect, you should surely look at Cadence's Rapid Adoption
Kits (or RAKs), available at https://support.cadence.com/raks.
Cadence RAKs help engineers learn
foundational aspects of Cadence tools and design and verification methodologies
using a do-It-yourself (DIY) approach. The app notes and tutorials provided with the RAKs also aid to develop a deep understanding
of the subject.
introduce two new Verification IP RAKs that we launched in the last month. They demonstrate how you can improve your productivity and maximize the
benefits of Cadence tools and technologies in the Verification IP space.
Integrating GMII VIP for SystemVerilog User
The first RAK provides a basic
back-to-back GMII VIP example in pure
SystemVerilog with an application note and four labs.
It allows users to quickly
get familiar with:
Generally, in a
verification environment, a VIP can work as either a MAC or a PHY depending on
the user's specific requirements.
This "Integrating GMII VIP for SystemVerilog User"
RAK, using Cadence Ethernet VIP from the Verification
IP Catalog of products, provides abundant features that address almost all
the Ethernet verification aspects. In this RAK, an example is used where a PHY
VIP mimicks the DUT.
The RAK and associated documents will
help users who want to quickly integrate Ethernet GMII VIP into a SystemVerilog
Please download your copy now from https://support.cadence.com/
with your login credentials.
Integrating GMII VIP for
Download (1.4 MB)
M-PCIe Verification IP
The M-PCIe standard defines a new logical layer mapping of PCI Express over the
MIPI Alliance M-PHY specification. The M-PCIe
will enable PCIe to operate over an established industry specification to
enable aggressive power-management solutions while retaining all of the
existing PCIe benefits.
utilizes the upper layers of the PCIe, i.e., TL (Transaction Layer) and DLL (Data
Link Layer), without any changes. The changes in M-PCIe with respect to PCIe are
in the physical layer.
Key features of M-PCIe include:
To help users create, configure, and
instantiate the M-PCIe VIP in a UVM test bench, the Cadence Solutions team has
developed this RAK on "Integrating
M-PCIe Verification IP." The labs provided in this RAK give users a learn-by-doing
experience in understanding the basic usage flow. This RAK is geared to users
of the M-PCIe VIP from VIPCAT releases.
The purpose of this RAK is also to familiarize users with Cadence VIP terminology and concepts of
SOMA. It will also provide details on how to Integrate VIP with DUT using an
example—how to create a SV-UVM testcase for defining PCIe/M-PCIe transfers—along with providing debugging tips using the trace file.
Integrating M-PCIe Verification IP
Download (1.3 MB)
We are covering
following technologies through our RAKs at this moment:
visiting https://support.cadence.com/raks to download new RAKs as they become available.
note that you will need the Cadence customer credentials to
log on to the Cadence Online Support https://support.cadence.com/, your 24/7 partner for
getting help in resolving issues related to Cadence software or learning
Cadence tools and technologies.