Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Welcome to my blog – I hope you find it useful, or at least entertaining.
My background is that I did chip design for 16 years before entering the EDA biz. I focused on front end design, doing RTL coding, testbench development, synthesis, and working with the place and route teams. As I moved along, I started leading teams, passing on my “wisdom”. I also started looking more and more at the architectures of these chips, trying to figure out how to make things efficient and fast.
This was pretty cool – doing high performance graphics. Along the way, I had some multi-million unit sellers, and some that, um, weren’t. A high point was winning a PC Magazine Editor’s Choice Award for one of the chips I worked on. The low point was being told by a major customer that we were too late – we had missed our market window by two weeks. Oh, and that was for the same chip. In the end, we were competing against nVidia and ATI, so you can guess why I entered EDA.
Actually though, if you guessed that it was because it wasn’t competing against nVidia and ATI, you’d only be partially right. Having slogged through multiple tapeouts, I figured there had to be a better way. There had to be something more than dealing with bugs, working around issues, manually verifying things, and the like. I had an intense interest in figuring out how to better use the technology I just *knew* was there. And I had an even more intense interest in “representing” designers in some of the internal discussions.
As you’ve probably figured out, I’ve been around for a bit. Or, as my daughter tells me, I’m old (no allowance for you, missy!). So let’s call this a blog for the “adults” out there. Now, I’m not trying to denigrate the other bloggers or readers. But I do think there’s a need for a blog for those of us who remember schematic capture (DN300 anyone?)
Ok – time for the question of the day. What would you like me to talk about? What would interest you? What kind of controversy should we stir up?
Finally, I want to give a plug for the GSA Suppliers Expo and Conference taking place next week in San Jose. I’ll be doing a panel session entitled, “Challenges in, and Solutions for, Design and Verification of Low Power Devices” moderated by Herb Reiter, President of eda 2 asic Consulting. The other panel members are Albert Chen, Field Application Marketing Manager from Faraday, and Don Kurelich, Technical Director, Sales Americas from Mentor Graphics. Check out this link. We’ve taken a vow not to use the words “UPF” or “CPF”, so it should be safe. I hope to see you there.
Again, welcome. And thanks for reading. If you have any feedback, I really want to hear it.