Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
As I’ve mentioned, I have done chip design for many years. And one thing I learned early was the concept of Golden RTL – the idea that the final chip netlist MUST match the final RTL.
Now, this can lead to certain anal-retentive behaviors. One rule we had was if we had to modify the RTL late, we had to re-run our verification suites. At a minimum I’d run those tests affected by the RTL, but ideally I’d re-run everything. This included changes made to the RTL that did not affect functionality, but were made to improve the ability to close timing. Say I restructured an if statement to move up a timing critical path or modified a pipeline to shift something around – I would expect that the tests would be fine, but I would still re-run everything. Then I’d use that Golden RTL as my reference design for all of my formal equivalent checks. This way, I’d know that my tapeout netlist was equivalent to my RTL, and I knew my RTL worked because I’d verified it.
Ok, let’s be really honest here – it drove my teams crazy, but I had a rule that if the date code had changed on an RTL file, simulations had to be re-run. So if someone did a touch on a file, I’d insist that it be re-verified. Even though the RTL had not changed at all. Obsessive compulsive, probably. But my chips worked.
So the question I have is: should power intent be treated the same way? Or should it just be a constraint, kind of like a synthesis script or timing constraints?
The advantage of making it be a constraint (like timing) is that each tool can write out what was done in that tool. So if the synthesis guy has specified a cell to be used for isolation, the output power constraint file will be modified to reflect that change. This gives the synthesis and P&R guys flexibility to make cell and power choices.
But in this scenario, what is going to check that the cell choice was correct and still implements the power intent correctly? Especially since power intent involves adding logic cells (isolation) to the design.
Note that I very carefully didn’t use the words, “CPF” or “UPF”. I’m really asking a flow question – either format can support having a Golden power intent.
So what do you think? What’s the right way to treat power intent? Treat it like a part of the design, keeping it Golden along with the RTL? Or treat it like a constraint?
Good point about the max leakage/dynamic constraints – those clearly are constraints in the classic sense of the word. Since they manipulate the synthesis optimizations but don’t change the functionality, they really are a constraint on the optimization tool. And they’re not going to affect any Equivalency Checking that takes place – unlike the functional changes you mention.
Thanks for your comments,
Seems like anything that affects the functionality of the design should be treated like RTL. There are definitely power "constraints" that don't need to be treated this way - a max leakage constraint for instance, you can just catch that in a report. But anything like a shutdown domain, isolation or state retention affects the functionality and should be treated like RTL.