Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The Low Power Design Community recently published a nice summary of the techniques folks use to control leakage power, from the process-level to architectural:
And our own Steve Carlson is heavily quoted!
Actually, one key point I would like to echo is the one about excessive performance margin. We still see a lot of this. Too much. Folks over-margining their timing constraints by 30-40% because of the uncertainty of physical interconnect. At 65nm, increasing performance by 30% will increase leakage by 100%...do you really want to do that for your entire design? And does it even help all the cases where you have large delays due to a long wire going across the chip?
The better answer is to use a tool like RC-Physical, that uses production placement in the production floorplan, and brings that info into the synthesis process. This enables synthesis to optimize the truly difficult paths for timing, and the rest for power and area.
Excessively margining for one metric is no longer an option in today's process geometries, and for that matter in today's competitive semi market.
Yeah, I'd think you'd want to set your constraints reasonably, and not just squeeze on one constraint (over-constraining timing) but timing, area and power...and have the Synthesis tool work to achieve those simultaneously!