Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Cadence's new Chief Marketing Officer, John Bruggeman just published a guest post over at one of my oft-read blogs, EDA Graffiti. In it he talks about Intel's "rock stars" - our logic design brethren - and how the model of relying on these rock stars to design your chips is no longer sufficient. Integration of IP is now just important as creation of that IP by those rock stars.
This should not offend you rock stars, after all the amount of logic that can fit on a die is growing exponentially, yet our population of logic design rock stars is not. So what happens is that SoC design becomes more and more about integrating internal IP, 3rd party IP, new logic, along with software. This is similar to the evolution of systems design, where everybody used to design their own ASICs, whereas today most systems are built from high-volume ASSPs and the differentiation comes from software, industrial design, etc.
The good news for logic designers is that the IP they create can be leveraged a lot more in this model. From an economic point of view, the suppliers of this IP remain somewhat fixed, while the demand for it increases exponentially. This is the true rock star model. In fact, logic designers today are more like a house band performing brilliant work but not getting broad exposure. The SoC integration model enables them to scale to a much larger demand.
The big question is - how do we get there? How much of your latest project's transistor count comes from new RTL?
So much RTL today is implementation-specific - specific to the application/context where it is used, or designed for a specific power profile, designed to work around limitations of 20-year-old synthesis technology, etc. At the very least it tends to be process-specific - how much combinational logic can we get through in order to meet timing in this process? So that begs the question - can we even get to the big stage with RTL abstraction, or does logic design need to move up a level of abstraction in order to enable this? What else is required to enable logic designers to achieve rock stardom?