Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
If you were unable to attend Embedded/SoC Enablement Day at DAC, I encourage
you to check out Richard Goering's writeup on the new era of SoC design being
driven by applications.
It describes how Gadi Singer of Intel discussed new TVs that are networked
and can run apps on them (which for me is much more exciting than 3D). And Gadi
was followed by Cadence's John Bruggeman, who connected this to the EDA360
vision and described some of what is required to make this happen.
What jumped out at me in John's part was that all of these high-level design
concepts need to be connected to implementation. We have heard a lot about the exploration,
productivity, and re-use benefits of high-level design, but how do you connect
that to the existing silicon realization methodologies? The answer lies with
In this new era of SoC design, a top-down approach that considers the
architecture and partitioning of software, firmware, and hardware is essential.
The next steps in today's methodologies would have these teams all head off in
different directions and reunite a year down the road to see if everything
works together. Of course, we need to move to a methodology where the
development of these areas is done together for as long as possible, to
identify issues and make changes as early as possible. The way to accomplish
this is to describe the hardware at a high-level to figure out the best algorithms
for your overall performance, power, and cost goals. SystemC of course was
designed for this. And this is the point where logic designers come in.
Logic designers have the most experience in balancing these orthogonal goals
in hardware, and they understand what is possible in a given process
technology. Essentially they are the bridge between the system and the silicon.
They can help come up with the algorithms, then begin to flesh out the
functionality into a TLM description that can be used to functionally verify
the hardware. And this is where the connection to today's mainstream flows
TLM synthesis has been around for a number of years. Cadence's C-to-Silicon
Compiler, however, is the first high-level synthesis tool to actually connect to
implementation. It does this by using RTL Compiler synthesis inside to get an
accurate picture of performance, power, and area for its options as it's making
tradeoffs under-the-hood. This is extremely important, so that the resulting
RTL will synthesize without surprises.
And like RTL synthesis, TLM synthesis is not a push-button process -- it requires
design knowledge. For instance, specifying how many pipeline stages is
reasonable for meeting your throughput goals. Or which blocks of logic you
should push the performance, or the power, or the area. Even which
power-savings techniques should be used. And of course these blocks of
generated RTL will need to be integrated with re-used and externally-produced
So moving design to a higher level does not reduce the role of logic
designers -- it just changes it. It lets logic designers focus on bigger-picture
problems, leveraging their expertise to make a bigger impact on the success of
the end-product. Ultimately the logic designer will be less focused on squeezing
picoseconds out of register-to-register timing paths and more focused on
implementing algorithms in the context of the goals of the SoC. But in order to
make this leap to enable the next era of SoC design, logic design expertise
will be crucial.