Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
With shrinking design nodes, a significant portion of the delays are contributed by the wires rather than the cells. Traditional synthesis tools use fan-out-based wire-load models to provide wire delay information, which has led to significant differences in quality of results (QoR) between the "synthesis" and "implementation" tools. RTL Compiler Physical (RCP) as a tool allows the user to integrate the "physical" information much earlier in the flow, and this provides a good level of down-stream predictability that is superior to using wire-load models. Predictability will enable the designer to gauge very early in the flow how the design will perform after place and route. This, in turn, will help the designer reduce front-end to back-end hand-off iterations.
Yogesh Bansal and Aditi Bagree, from the Cadence TFO team, through their application note, "Physical Synthesis using RTL Compiler Achieving Best Quality-of-Silicon", talk about using "physical synthesis" aspects for design closure. The document is based on the 12.1 release of RTL Compiler, and captures the basic flow that needs to be followed. It also talks about the commonly faced problems and the possible resolution mechanism for the same.
Cadence R&D engineers and support and field teams are putting lots of efforts into developing similar self-help content for their tools and technologies, to enable their user communities to gain maximum productivity benefits of using Cadence solutions.
Recently, when I visited Cadence Online Support as an RTL Compiler user, I was pleased to know that the RTL Compiler team has developed several application notes to achieve the above stated objective. Here is an effort to compile the list of nine guides, collectively known as RTL Compiler Beginner's Guide, envisaged as the tool that will allow new users of RTL Compiler to do the first level of debug on their own. As a result, they can ramp-up extremely quickly, and can shorten turnaround times for their more mundane problems.
These individual application notes are intended to serve as a first point of reference for new users of RTL Compiler. The language adopted here is extremely simple, and adequate examples have also been included to ensure that the reader is able to relate to the philosophy of the tool and understand for himself or herself "how" and "why" a certain tool behavior is being observed. A conscious effort has been made to ensure that all the important aspects of the flow (DFT, LP, physical synthesis, etcs) are discussed in the separate app notes. This is to ensure increased readability, and that the reader is not overwhelmed by the amount of information presented in an individual app note. Apart from discussing flow-related aspects, certain best practices and good-to-use attributes are also documented. There's special emphasis on capturing the commonly used debug techniques in the app notes, too.
Following are the brief descriptions and links for all individual application notes:
RC Migration Guide
This document outlines the basic synthesis flow supported by RTL Compiler and is meant to help new users migrate from their existing flow to RTL Compiler effortlessly.
RC Logfile Diagnostic Guide
This application note helps new users of RTL Compiler to understand and diagnose issues from the RC log file. It lists common errors and their probable causes. This information can be very helpful in debugging common issues. The errors, commands, and debugging features being discussed here are based on the RC 11.2 release.
Design Navigation and Debug: The RC Way!
This application note explains the fundamental infrastructure available in RC for design debug. It talks in detail about the various commands and attributes that are used frequently to access design objects for the purpose of debug.
This document summarizes the usual practices and strategies that can be used in RC optimization. This also talks about certain latest features and the attributes of the tool that designers can use to refine their synthesis methodologies.
Low Power Implementation using RC
Today, almost every design undergoing synthesis has a requirement for low-power optimization. This document talks about the basic principles of low-power implementation in RC. The intent is to provide users with a simple methodology document that will allow them to understand the capabilities of the tool and help them in creating a basic framework for low-power implementation.
Design-for-Test Using RC
DFT insertion is an extremely important piece of methodology today. Moreover, it can have tremendous impact on the design closure activities as well, be it on QoR or the TAT. This document describes the basic set of commands and features that'll help the user to develop their DFT insertion methodology using RC.
Physical Synthesis Using RC: Achieving Best Quality-of-Silicon
This document talks about using "Physical Synthesis" aspects for design closure. The document is based on the 12.1 release of RC and captures the basic flow that needs to be followed. It also talks about the commonly faced problems and the possible resolution mechanism for the same.
RC Verification Guide
This guide provides a background in settings and designs that can impact the veriﬁcation of RTL Compiler synthesized netlists with Encounter Conformal LEC.
Advanced Low-Power Flow Using RC: Integrating CPF in the Flow
Advanced low-power techniques are becoming a routine affair while defining synthesis methodology. It is important for designers to understand the intricacies of different ways to define the power intent in RC. This guide covers the basics of CPF and some commonly used commands while implementing a CPF-based design in RC.
This above table may be updated in the future. The up-to-date table can always be found at RC Beginner's Guide
To access the complete application notes, please log in with your Cadence credentials at https://support.cadence.com/
Cadence Online Support - https://support.cadence.com/ - is your 24/7 partner for getting help in resolving issues related to Cadence software or learning Cadence tools and technologies. If you are signed up for e-mail notifications, you are likely to get notices for new Solutions, Application Notes, Rapid Adoption Kits (RAKs), Videos, Manuals, etc.