Get email delivery of the Cadence blog featured here
Coming up next week are several techtorial events, called "System-level Design & Chip
Architecture for Low-Power ICs Techtorial and Workshop". Yes, that's a keyboard-full
of words. But the concept is simple.
The main focus is on Power – from system-level to chip architecture.
perspective of planning the design early, you'll experience how to trade-off
the costs/benefits of power-saving techniques for your design. After you
experience the hands-on session, you'll be confident you can make high-impact
power management decisions for your design.
Dates and Location
the full agenda, locations here.
++ Mike Carrell
p.s. Trivia answer... A rookie wookie. (Answer from my last posts trivia question)