• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Logic Design
  • :
  • Demo: Power Shut-Off (PSO) Verification in Incisive

Logic Design Blogs

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
Mickey
Mickey
29 Oct 2008

Demo: Power Shut-Off (PSO) Verification in Incisive

With more and more designs employing low power design techniques, the need to accurately verify these low power structures is critical.  Unfortunately, the complexity associated with low power design often increases the complexity of low power verification.

 

The good news is that the Incisive Unified Simulator has automated the low power verification process.  Without need for custom PLI development, complex TCL scripts, complicated library development, or RTL customization, many low power design constructs can be seamlessly verified in the Incisive environment.

 

The following demo will illustrate the verification of a design that employs power shut-off.  The demo will highlight:

  • Specification of low power design intent using the Common Power Format (CPF)
  • Simulation of the PSO operation in Incisive
  • The graphical debugging environment in SimVision

As an FYI, the video below is best viewed by expanding it to full screen.  That can be done by clicking on the icon with the arrows pointing to each corner in the lower right hand side of the video.

Tags:
  • Logic Design. Power Shut-Off |
  • PSO |
  • TCL Scripts |
  • PLI Development |
  • CPF |
  • Incisive |
  • Common Power Format |
  • verification |