Get email delivery of the Cadence blog featured here
With more and more designs
employing low power design techniques, the need to accurately verify these low
power structures is critical. Unfortunately, the complexity associated with low
power design often increases the complexity of low power
The good news is that the
Incisive Unified Simulator has automated the low power verification process.
Without need for custom PLI development, complex TCL scripts, complicated
library development, or RTL customization, many low power design constructs can
be seamlessly verified in the Incisive environment.
The following demo will
illustrate the verification of a design that employs power shut-off. The demo will
As an FYI, the video below is best viewed by expanding it to full screen. That can be done by clicking on the icon with the arrows pointing to each corner in the lower right hand side of the video.
Nice Demo Mickey. The CPF aware Simvision is huge for debugging designs using PSO. I also liked the correlation of signals between the schematic tracer and Simvision, learn something new every day :-)