• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Logic Design
  • :
  • Friday Fun: Multi-objective optimization for your iteration…

Logic Design Blogs

Jack Erickson
Jack Erickson
16 Apr 2010
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Friday Fun: Multi-objective optimization for your iteration problem

Here in the U.S., in recent years we've seen all kinds of commercials on TV for prescription pharmaceuticals. Needless to say, they have to figure out how to sell something that is very intangible in most cases. This is not unlike algorithm-oriented EDA software!

So we decided to have some fun and make a commercial that describes our multi-objective optimization in Encounter RTL Compiler with embedded Encounter DFT Architect. If you want more information on multi-objective global optimization, check out the global synthesis whitepaper. In the meantime, enjoy the commercial!

 

Tags:
  • DFT |
  • RC-Physical |
  • friday fun |
  • rtl compiler |
  • Timing Closure |
  • power |

Share Your Comment

Post (Login required)