• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Logic Design
  • :
  • Tips for Fixing Timing Violations and Adopting Best Practices…

Logic Design Blogs

SumeetAggarwal
SumeetAggarwal
7 Aug 2012
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Tips for Fixing Timing Violations and Adopting Best Practices for Optimization with RTL Compiler

Best Practices for Optimization

What should be my considerations while preparing data? Libraries, HDL, Constraints...

A good result from a synthesis tool depends greatly on the input data. An old saying "garbage in garbage out" is also true for RTL Compiler. Before attempting to run synthesis, the user should check the input data, pay attention to the warning messages and correct any obvious issues.

How do I set and achieve my optimization goals?

There is no ‘one-size-fit-all' recipe for optimization; the recommended flow is to run the design through the baseline flow once with the ‘synthesize -to_map' command, analyze the result, then fine tune the flow if needed. So, how do I set and achieve my optimization goals?

Which approach is better?

  

 Top-down vs. Bottom-up OR Wireload Model vs. PLE

To know more: Read Cadence Application Note on RC Optimization Best Practices

 

Fixing Timing Violations

How do I validate timing constraints? How do I analyze violating paths?

Let me guess some strategies for fixing violations... can the following tips help?

Creating different cost groups for I/O paths

OR

Using multiple incremental synthesis and using path_adjust and changing datapath structure

OR

Idealize high fanout nets and setting initial_target

To know more: Read Cadence Application Note on Tips for fixing the timing Violations in RC

 

Boundary Optimizations in RC

What are different types of boundary optimizations in RC?

How can I control it?

What are formal Verification considerations?

To know more: Read Cadence Application Note on Boundary Optimizations in RC

 

Note: To access above docs, click a link and use your Cadence customer credentials to logon to the Cadence Online Support (COS) web site.

Cadence Online Support website https://support.cadence.com/ is your 24/7 partner for getting help and resolving issues related to Cadence software. If you are signed up for e-mail notifications, you've likely to notice new solutions, Application Notes (Technical Papers), Videos, Manuals, etc.

You can send us your feedback by adding a comment below or using the feedback box on Cadence Online Support.

Happy Learning!

Sumeet Aggarwal

Tags:
  • Functional Verification |
  • fixing timing violations |
  • boundary optimizations |
  • Logic Design |
  • rtl compiler |
  • optimizations |
  • rc |
  • Synthesis |

Share Your Comment

Post (Login required)