Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Power intent formats exist to express the design's low power
techniques separately from the design's functional description. This promotes
portability of the design across different power schemes. So why are most
commercial IP providers forced to bury this critical information deep in
gate-level simulation models and library files?
Advanced low power design techniques, such as Power Shut-Off
(PSO) with or without retention, Multi-Supply Voltage (MSV,) and Adaptive
Voltage Scaling (AVS) are becoming common in today's designs. Over the last
couple of years, the industry has adopted either of two leading formats to
express the parts of the design these techniques apply to (power domains), and the
circumstances in which voltages can be reduced or switched off (power modes).
From this information, collectively known as "power intent", the control logic
and structure to implement the techniques can be derived. The two power intent
formats are the Unified Power Format (UPF) and the Common Power Format (CPF).
Why keep power intent separate from the RTL description of the design in a
dedicated file? It's to promote easy reuse of the design blocks in different
designs that may have very different power intents.
However, commercial IP blocks including processor cores,
graphics blocks, display drivers and interfaces make up an increasing
proportion of today's designs. These are often complex enough to be
pre-designed with appropriate advanced low power design techniques embedded in
the IP. There may be multiple power domains needing multiple switched and always-on
supply rails, and you need to understand whether the I/O ports of the IP blocks
have isolation or level shifters built in, or not, in order to successfully
integrate these into your design.
Some IP -- particularly processors -- may
implement advanced techniques like dynamic voltage and frequency scaling
(DVFS). Memories may have a retention mode, with lower voltage levels and
back-biasing to control leakage. Where these are hard IP blocks, the power
intent is buried in the netlist and the cell information (commonly in .lib
format) and (if you're lucky) is modeled in the Verilog gate-level simulation
model. But there's usually no separate power intent file, which means designers
often struggle to integrate the block with the design's overall power intent
without going to simulation at the gate level.
Recently, CPF has been extended with some constructs to
allow an IP block provider to describe the types of power domains, multiple
types of supply voltage ports, and input/output ports with and without
isolation, level shifting and retention. We refer to these constructs as macro modeling. Now a separate power
intent file can be provided with the IP block. What's the advantage? It allows the
IP integrator to move the power intent integration and verification earlier in
the flow from the gate-level to the RT-level. In short, it enables power-aware
simulation of the IP at RTL. Additionally, analog IP blocks can be handled the
same way, enabling a consistent solution for digital and mixed signal designs.
you rely on .lib to understand the power intent, then you can only use tools
that read .lib. That's too late in the flow to verify correct IP integration. That's why power-aware IP models are needed.