Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
This posting is part of a series of blogs on dynamic power
management in digital-centric mixed-signal verification environments. In this
post, I'll discuss open-loop and closed-loop voltage scaling.
In previous blogs, I covered some of the following topics:
Previous postings include:
Closed Loop Voltage Scaling
Dynamic Frequency and Voltage Scaling (DVFS) is used for
power savings during off-peak processing times, and as a protective measure to
DVFS is the most commonly used form of DVFS. Here, the operating voltage point
or nominal voltage is pre-determined for the target application and desired
operating frequency. The aim is to run the device at the lowest possible
voltage while achieving desired performance.
actual clock speed of the device is determined by the PVT (Process, operating
Voltage and junction Temperature) corners. The desired clock speed is achieved
by scaling the voltage to the desired clock frequency based on statistical data
for that process. The operating voltage point for each target frequency is
typically stored in look-up tables and used by the power controller to scale
voltage up and down as needed by the application, as shown in Figure 1.
Figure 1: Open-Loop Voltage Scaling
safety reasons, there are typically large margins assigned to the operating
voltage points for each target frequency in the look-up table for open-looped
voltage scaling. To achieve the maximum power saving, there is a need to scale
the voltages with a much finer granularity.
the actual operating speed also changes with junction temperature (PVT), there
is a constant need to scale voltage to reach the optimal power reduction. This
is achieved by introducing a feedback loop to the power controller which
indicates how fast or slow a device is actually running based on PVT
characteristics. As shown in Figure 2, this feedback loop is facilitated by a Hardware
Performance Monitor (HPM) that enables closed loop voltage scaling. This forms
the basis of closed-loop Adaptive Voltage Scaling (AVS), whereby voltage is
adaptively scaled to achieve the optimal operating speed.
Figure 2: Closed-Loop
Adaptive Voltage Scaling
A noisy battery voltage is supplied from the verification
environment and controlled by the test parameters and supplied to the two low
dropout regulators (LDOs):
The two LDOs independently regulate the supplied battery
voltage to supply nominal voltages to independent power domains. There are 5
predefined nominal voltages for each LDO, and the outputs are independently
scaled under control from the power controller
to supply the regulated voltage to each individual power domain.
In my next blog, I will provide more information about
simulating closed-loop voltage scaling on a target DUT.
Stay tuned for more...
But isn’t it true that the excessive power scaling (or even power gating) can cause noise problems particularly because of surge currents that might result because of multiple locations across the chip being driven with high supply voltage (or low supply voltage) or even being switched off/on at the same time.
Another priority Feedback loop can be initiated which checks the maximum rise and fall of system current requirement doesn’t exceed a certain limit?