Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
As the clock for the 48th Design Automation Conference (DAC) ticks away, we at Cadence are scrambling to put the final touch-up on all our DAC activities. Even though my time is limited, I still would like to highlight the significance of two recent and seemingly unrelated events.
First is a post at Deepchip.com on some user experiences with the Cadence Encounter® RTL-Compiler synthesis tool. In this post, two anonymous customers talked about their experience using the Common Power Format (CPF) to drive Cadence tools, including Incisive® Enterprise Simulation for low power simulation, RTL Compiler for low power synthesis, Conformal® Low Power for verification, and Encounter Digital Implementation System for physical implementation, to do low power designs.
One customer said, "I would definitely use RTL Compiler and CPF for our next low power design." And the other customer said, "Thanks to CPF and the power-aware simulations, our power domains worked, too!"
Second is the recent Silicon Integration Initiative (Si2) press release on the Open Low-Power Methodology (OpenLPM) contribution to IEEE 1801. This is probably the biggest news on power formats for the past few years, and I will for sure come back on this. What I would like to highlight now is the success of CPF and CPF-enabled low power solutions at some prestigious companies such as Qualcomm, TI, IBM, ST and LSI.
One particular advantage of CPF, highlighted by Dr. Karim Arabi of Qualcomm, is the CPF hierarchical methodology, Quoted in the press release, he said that "At Qualcomm, we have been using CPF and found that formal hierarchical design flow support, with both bottom-up and top-down capability, are critical to enable complex advanced low power designs."
Both events discussed above offered proof points for the success of CPF-enabled Cadence Low Power Solution. The Cadence Low Power Solution has been in production since 2007. In addition to the classical suite of tools mentioned above, recently added technologies in the solution are Palladium® Dynamic Power Analysis with CPF-aware emulation and Virtuoso® CPF generation from schematics.
To understand more about the Cadence Low Power Solution and its unique capabilities, come to Cadence DAC booth 2237. For a complete schedule of floor and suite demos, check out Cadence at DAC 2011. If you have an iPhone, you can also download the latest "Cadence in Action" DAC application from the AppStore. Navigate through the "Cadence Demos" Tab, and you will find all Low Power Solution suite demos for each day under "Scheduled Demos." Requesting a seat in these demos is just a click away.