Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
/* Style Definitions */
mso-padding-alt:0in 5.4pt 0in 5.4pt;
mso-fareast-font-family:"Times New Roman";
In last month's blog entry "An Expert's View on Power
Formats and Methodology", I highlighted a recent interview by Ed Sperling with
Sorin Dobre of Qualcomm, posted on the Low
Power Engineering Community. Amongst other things, Sorin explained how
Qualcomm takes advantage of the hierarchical methodology in the Common Power Format (CPF).
This month, my
good friend and Cadence colleague, Luke Lang, penned his third entry in a
series of methodology articles, Hierarchical
LP Design 3 in his "Everything Low Power" blog in the same on-line community.
When taken with the other two (Hierarchical
LP Design and Hierarchical
LP Design 2) the series adds up to a comprehensive tutorial on both the
value and the "how to" of hierarchical methodology in a power format, and
the tools that support the format.
Luke first covers how macro modeling can
capture power intent for IP blocks. Then he describes the capability to express
power intent top-down, which can set rules abstractly without worrying about
the details of all the power domain crossings lower in the design hierarchy. In
his third entry, he elaborates on the bottom-up approach, and the ability to
integrate the same block, in multiple situations requiring different use of the
block's internal power intent capabilities. Finally he describes how to use
virtual ports and virtual power domains to simplify specification of rules for design
objects that will later appear lower in the hierarchy, as the design
Not all these hierarchical capabilities are truly
unique to CPF. In fact, there is hierarchy support in the IEEE 1801 standard
for soft IP blocks, although it remains limited by Liberty in terms of the
power intent that can be described for a macro IP block. Another big problem is
the inclusion of Unified Power Format (UPF) 1.0 in 1801, which is still the subset of 1801 supported
by most UPF-based low power tools, and has only limited and incomplete semantics in
terms of hierarchy.
So for now, these hierarchical capabilities are unique to the Cadence
CPF-enabled low power solution. However, with our participation in IEEE 1801
and Si2's contribution of the CPF Open
Low Power Methodology to IEEE 1801, we're rapidly progressing towards
making these capabilities available to those who favor UPF too.