Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
In a recent CDNLive! Silicon Valley presentation titled "Low Power Implementation on the Freescale Kinetis Family," Annis Jarrar from Freescale demonstrated how various low power design techniques were used in the popular Kinetis low power platform. These techniques included power gating with state retention, dynamic voltage frequency scaling (DVFS), body biasing, and multi-bit flip-flops. Even though each technique can contribute some degree of power savings, not everyone is aware of the challenges and risks associated with each technique. During the Q&A session of the presentation, Annis revealed some interesting back-door facts that can provide some insights into these challenges and risks.
When asked about the challenges about multi-bit flip-flops, Annis brought up the following point. Dual or quad flops will deliver some significant dynamic power savings on the clock tree -- however, the benefits are marginalized when the bits go beyond four, except for highly structured data path logic. The biggest challenge of this technique is in physical implementation where routing congestion may be introduced due to the large cells. Designers may find that more than 90% of the flops need to be implemented with multi-bit flops to achieve the best power and timing.
Back biasing is a simple idea but it certainly has its own challenges. You need some extra routing for the bias supplies, but they tend to be much easier than the traditional power grid design because they carry very small amounts of current. However, to generate negative voltages for the NMOS biasing, you need a charge pump on chip, which by itself is very expensive in terms of silicon area and power!
To avoid this, designers can use reverse bias at the ground connection of NMOS. However, the challenge of doing this is that it requires a ground level shifter, which calls for a new IP design and new methodology for level shifter insertion and checking. How many people ever think about the need for a ground level shifter?
Finally, Annis brought up the importance of new design methodologies for low power mixed-signal designs because of the increasing popularity of low power design techniques in mixed-signal designs. There was another interesting presentation covering this subject in CDNLive! and we will cover it in a future blog post.
Lesson learned? There is no free lunch! Before you decide to use a low power design technique, think twice about the associated challenges and overall costs in terms of power, performance and area. The above presentation will be available soon for CDNLive! attendees from the Cadence CDNLive! site.