• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Low Power
  • :
  • RAK: Conformal Low Power Advanced Features for Power Intent…

Low Power Blogs

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
SumeetAggarwal
SumeetAggarwal
10 Aug 2012

RAK: Conformal Low Power Advanced Features for Power Intent Comparison, Hierarchical Integration and CPF Macro Modeling

Why do you define macro models? Luke Lang, Engineering Director at Cadence, says that "Just because you have a hard macro doesn't mean you need to define a macro model: A single-domain hard macro without any low power component should be black-boxed. A macro model is not necessary."

Luke further elaborates: "Custom IP blocks and analog macros often contain low-power features. A pure black box makes verification and implementation almost impossible. So, you need macro modeling as it provides the necessary power information to enable verification and implementation." The diagram below depicts Common Power Format (CPF) macro models.

                                   

Examples:

  • Embedded RAM with always-on memory core but with power shutoff (PSO) interfaces.
  • Analog macro that turns off a portion of the circuit.
  • Embedded processor that operates with dynamic voltage and frequency scaling (DVFS).

Cadence customers can learn more in a Rapid Adoption Kit (RAK) titled Conformal Low Power and RTL Compiler: Low Power Verification for Advanced Users. The kit includes overviews, tutorials with demo design (instructions are provided on how to set up uthe ser environment) and provides introductions for the advanced features of Conformal Low Power -- including Power Intent Comparison, Hierarchical Integration and CPF Macro Modeling.

  • Validated with CLP 11.1 and RC 11.1.
  • Last Update: 07/18/2012.
  • Skill Level: Intermediate

You can also find a low power (LP) Mixed Verification presentation that talks about:

  • Overview of LP structural verification
  • Application of LP structural verification to mixed-signal designs
  • Generation of CPF macro model

While providing an overview on hierarchical flow and integration, the Cadence Low Power team also shares some confidential tips and techniques on Macro Cell Modelling. There are several "learning-by-doing" labs to cover these advanced features of the Conformal Low Power verification solution. They will surely make you productive and proficient with Cadence tools and technologies.

To download this Advanced CLP RAK, click here.  To access all RAKs, visit our RAK Home Page

Note: To access above docs, click a link and use your Cadence credentials to logon to the Cadence Online Support (COS) web site.

Cadence Online Support website https://support.cadence.com/ is your 24/7 partner for getting help and resolving issues related to Cadence software. If you are signed up for e-mail notifications, you've likely to notice new solutions, Application Notes (Technical Papers), Videos, Manuals, etc.

You can send us your feedback by adding a comment below or using the feedback box on Cadence Online Support.

Happy Learning!

Sumeet Aggarwal

Tags:
  • Common Power Format 1.0 |
  • Low Power |
  • Functional Verification |
  • CPF |
  • Conformal Low Power |
  • RAK |
  • Low Power Mixed Signal Verification |
  • low-power design |
  • Advanced Features |
  • CPF Macro Modelling |
  • Rapid Adoption Kits |
  • Power Intent Comparison |
  • RAKs |
  • Online Support |
  • Hierarchical Integration |
  • Digital Front-End Design |
  • Cadence support |
  • Formal verification |
  • macro models |