Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Earning calls sure are interesting! Below is an excerpt from the TSMC Q209 call (transcript from seekingalpha). The discussion revolves around the 40nm yield issues and TSMC's ramp to improving the yield.
Dr. Liu really hits on a key element of DFM - which is design/layout dependency. Simply put, rule-based techniques are insufficient. To maximize yield, you need to augment with model-based techniques to be able to predict and optimize any given design. Think of model-based techniques as a virtual fab where you can analyze your design and predict the silicon behavior - without actually going to silicon.
Given this, the recent DFM checking mandates, the increased focus on variability control in Reference Flow 10... projects need to consider Manufacturability and Variability in their flow and schedules
[Excerpt from Q209 Earnings Call]
Christopher Muse - Barclays Capital
Okay, great. And then I guess last question for Mark Liu, I appreciate your comments on the 40-nanometer yield challenges. I was wondering if you could elaborate on your defect reduction methodology, where the problems lie and how you are resolving them, and what gives you the confidence you can get the yields that you are targeting in September?
Dr. Mark Liu
Okay, in this generation, what we find, what’s important is the design, layout styles because in our products, we do see the design has a -- because a different product has a different yield showing and it ranged quite widely and we find that for those products, the yield is low is mainly because of the design, layout dependence. What we call design for manufacturing. That is in plain English is when the design cannot be completely described by the design rule, we have additional algorithm software to optimize the layout so that it gets the best yield.
We have a linkedin group on semiconductor DFM, where you can find most of the industry leaders and university researchers.
For those who would like to explore more please join at www.linkedin.com/groups