Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Accurate static analysis and complete
coverage of the functional space remain very challenging for mixed-signal
designs. The functional verification of mixed -signal designs has never
been completely possible.
It is very common to use behavioral
models of analog/mixed-signal blocks during the full chip functional
verification stage, and to use .lib timing models
during the physical implementation stage. There are multiple issues and
challenges with this approach:
To create a more accurate .lib timing
model of a complex analog/mixed-signal block, the Encounter Digital
Implementation system can generate a Full Timing Model (FTM). These models enable
a more accurate static timing analysis (STA) of timing paths that cross analog
and digital boundaries.
An FTM contains the complete
netlist and the parasitics of the analog/mixed-signal block, which helps the
designer get a "glass box" view of the block. This not only breaks the
complexity of creating the .lib timing model for complex analog/mixed-signal
blocks, but also opens the door to using STA methods for verifying the design.
Full Timing Model (FTM) of complex analog/mixed-signal block
The creation of FTM models becomes much
easier in an OpenAccess-based physical implementation environment, where full
custom analog design is visible in the digital implementation space and vice
versa. The connectivity-driven layout implementation flow in Virtuoso, and the
capability to understand and visualize complete design in the Encounter Digital
Implementation System, enables the designers to use STA on a complete chip with
a full view of signals crossing the analog and digital boundaries.
Due to the abstracted single-level view
of the physical design in the digital implementation environment, designers can
overcome the capacity limitation imposed by the full custom environment and
make use of many other statistical and static analysis tools which are far
faster than SPICE or mixed-SPICE time domain simulations.
For example, one of the most useful
capabilities of the digital environment is signal integrity (SI) analysis,
which uses the worst case "all aggressors" method where all the nets in the
design are analyzed one by one, while assuming that the rest of all the nets in
the design are aggressors. Aggressors are eliminated based on the coupling
capacitance that each of them have with the victim net. This method of SI
analysis is very useful for analyzing top chip-level nets in the design,
including long nets that sometimes run from one corner of the chip to the
other, such as busses. SI also helps analyze the transition time and signal
delays on long nets.
Both the problem statement and the proposed solution are nicely explained..