• System, PCB, & Package Design  Blogs

    Never miss a story from System, PCB, & Package Design . Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Featured

DesignCon 2025 Highlights and Papers on Demand

The Cadence MSA team had a GREAT DesignCon highlighting how Cadence can help you…

MSATeam
• 2 min read
featured , DesignCon , Advanced IC packaging , PCB design

Designing High-Performance Sensor Packages to Ensure Optimized Performance

In an era where technology and connectivity reign supreme, electronic, and mechanical…

Vinod Khera
• 4 min read
featured , IC Packaging , Allegro X Design Platform , EDA , MCAD-ECAD

Machine Learning Is Revolutionizing IBIS-AMI Optimization in High-Speed Design

The complexity of IBIS-AMI models used in simulating serial links has increased to…

MSATeam
• 1 min read
featured
System, PCB, & Package Design 
Latest blogs

EE Thermal 101 – Thermal Basics for Electrical Engineers (Part 2 of 4)

In part 1 of this blog series we discussed the duality between the electrical and…

• 5 min read
EE Thermal , temperature , Thermal Basics , Heat transfer , PowerDC

Cadence Sigrity OptimizePI Technology Highlighted at CDNLive SV 2018

This year’s CDNLive Silicon Valley user conference had more than 100 presentations…

• 1 min read
PI , PCB PI , Power Integrity , Sigrity OptimizePI , OptimizePI , Sigrity

EE Thermal 101 – Thermal Basics for Electrical Engineers (Part 1 of 4)

Have you ever had a product exceed temperature specifications and wondered what you…

• 5 min read
EE Thermal , temperature , Thermal Basics , Heat transfer , PowerDC

Improve Your Circuit Manufacturing Yield with Monte Carlo Analysis in PSpice

Generic Spice Technology is past. Let me introduce you to the powerful Monte Carlo…

• less than a min read
RF , OrCAD Capture , PSPICE , PCB design , simulation

What Is COM /JCOM Channel Compliance All About?

In today’s world of double-digit gigabit-per-second data rates it is imperative that…

• 3 min read
SI , JCOM , Channel Operating Margin (COM) , COM/JCOM , JCOM channel compliance , COM , Channel Operating Margin , Signal Integrity , SystemSI

Designing a PCB in Harmony with Your 3D Extraction Expert

You know who we are talking about. The guy in the corner with all the PhDs hanging…

• 1 min read
SI , 3D EM , High Speed Structure Optimization , 3D EM HSSO , 3D EM High Speed Structure Optimizer , Signal Integrity , 3D , HSSO , Sigrity , System Serial Link , Allegro

Power-Aware SI DDR4 Simulation: You Have a Choice!

Simultaneous switching noise (SSN) caused by simultaneous switching outputs (SSO…

• 4 min read
Speed2000 , DDR4 , FDTD , power-aware , SystemSI , SSN

Make Reliable Designs That Won’t Fail In The Real World!

Heard about the ongoing recalls in the Automotive and Cellphone industry? Let's address…

• less than a min read
RF , OrCAD Capture , PSPICE , PCB design , simulation

Reduce Time-to-Market for Your System-level Designs Using PSpice Systems Option

Looking for a technology to simulate analog/digital mix-signal electronics alongside…

• 2 min read
co-simulation , PSPICE , System-Level Design , OrCAD

SI Methodology for Multi-Gigabit Serial Link Interfaces (8 of 8)

Automated Compliance Checking With detailed post-layout interconnect in place, and…

• 3 min read
Serial link analysis , SI , IBIS-AMI , PCIe , Signal Integrity , Compliance Checking , SerDes , Sigrity

Tech Blog Series: Sensitivity Analysis+Optimization — Now That's Formidable!

Anyone who designs complex circuits and claims they don’t use the Optimizer on their…

• less than a min read
RF , OrCAD Capture , PSPICE , PCB design

Tech Blog Series: Know How Your Circuit Works! — Understand It Better and Build Powerful…

Using Sensitivity Analysis of PSpice I was thinking of writing a series of blogs…

• less than a min read
RF , OrCAD Capture , PSPICE , PCB design

Some Don't Like It Hot: Thermal Model Exchange

Engineers today are faced with complex as well rapid design changes that require…

• 2 min read
CFD , neutral file format , electrical-thermal co-simulation , Sigrity , thermal , PowerDC

Thermal Analysis of Package/PCB Systems: Challenges and Solutions

More and more package/PCB system designs are requiring thermal analysis. Power dissipation…

• 3 min read
PCB , PI , Power Integrity , Voltus , electrical-thermal co-simulation , thermal , PowerDC

SI Methodology for Multi-Gigabit Serial Link Interfaces (7 of 8)

Backchannel Training Another capability related to equalization adaptation is backchannel…

• 2 min read
Serial link analysis , IBIS-AMI , PCIe , Signal Integrity , Backchannel , Sigrity

SI Methodology for Multi-Gigabit Serial Link Interfaces (6 of 8)

Simulating with IBIS-AMI Models By this point in the process, the SerDes component…

• 3 min read
Serial link analysis , SI , Multi-Gigabit , IBIS-AMI , PCIe , Signal Integrity , SerDes , Sigrity

Designing Data Bus with DDR5 Technology Today? Yes, It Is Possible!

Many system designers have been working with DDR4 RAM components in the past couple…

• 4 min read
ddr5 , AMI , Memory interface , IBIS , IBIS-AMI , DDR , Sigrity

Improve High-Speed Serial Link Design with IBIS-AMI Backchannel Simulation

As signal integrity engineers, we know adaptive equalization is used in today’s multi…

• 3 min read
Serial link analysis , Backchannel Simulation , IBIS-AMI , SerDes , Sigrity , SystemSI

Dude, Where Are Your Files?

Let me tell you a funny story. We’ve been working with an outside research agency…

• 2 min read
Engineering Data Management , data management , Work in Process Data , Work in Progress Data , ECAD data , EDM , PCB design

SI Methodology for Multi-Gigabit Serial Link Interfaces (5 of 8)

Efficient Interconnect Extraction Once physical layout is complete, (or at least…

• 3 min read
Serial link analysis , SI , Multi-Gigabit , Interconnect Extraction , IBIS-AMI , Signal Integrity , SerDes , Sigrity

SI Methodology for Multi-Gigabit Serial Link Interfaces (4 of 8)

Enabling Constraint-Driven Design With the pre-layout testbench built, populated…

• 5 min read
Serial link analysis , SI , Constraint Driven Design , Multi-Gigabit , PCIe , Signal Integrity , Sigrity

SI Methodology for Multi-Gigabit Serial Link Interfaces (3 of 8)

IBIS-AMI Modeling With initial PCB trace and via models in place for our hypothetical…

• 2 min read
Serial link analysis , SI , Multi-Gigabit , IBIS-AMI , PCIe , Signal Integrity , SerDes , Sigrity

A Peek into the Future of Signal Integrity with Artificial Neural Networks

Imagine how great life could be if computers or robots can do all our tedious work…

• 6 min read
PCB , EPEPS , DDR4 , deep learning , adaptive equalizers , ANN , Artificial Neural Networks , neurons , activation function , training , coefficients , machine learning , Signal Integrity , DDR , Sigrity , backchannel propagation , SystemSI

How Can I Assess Process Variation in My IC Package Design?

In a previous blog we talked about the IC Packaging Design Variant tool. As you recall…

• 2 min read
SiP , design variants , IC package design , APD , manufacturing , 17.2

How to Be Sure Your PCB Design Is Protected from ESD Events

One way to determine if your design can withstand an electro-static discharge (ESD…

• 4 min read
Time domain , Speed2000 , FDTD , Sigrity , ESD

SI Methodology for Multi-Gigabit Serial Link Interfaces (2 of 8)

Let’s assume that we are working on a PCI Express Gen 4 serial link, running at 16Gbps…

• 3 min read
Serial link analysis , Signal Integrity , Sigrity

Signal Integrity Methodology for Multi-Gigabit Serial Link Interfaces (1 of 8)

As data rates for serial link interfaces such as PCI Express® (PCIe®) Gen 4 move…

• 6 min read
Serial link analysis , SI , Multi-Gigabit , IBIS-AMI , PCIe , Signal Integrity , SerDes , Sigrity

Customer Support Recommends –Team Design in DE-HDL 17.2

Accelerating product time to market, achieving significantly higher productivity…

• 2 min read
PCB , Rapid Adoption Kit , RAK , Support , Team design
Blog - Title