Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
In IC package design, it is becoming increasingly necessary to change a cline’s width in a given region, whether for signal integrity reasons or to allow all necessary traces to pass through a particularly dense region. This can be done to a limited extent through the use of constraint areas, glossing, and the change command.
However, depending on the nature of the desired width change, this can be difficult to achieve. Constraint areas can be time consuming to construct, and if a cline serpentines around itself for delay reasons, the region can be difficult to accurately specify. The change command can only be used to modify an entire segment, and cannot add new vertices.
This command will overcome the above limitations and allow the user to more efficiently update key sections of their design, such as the fanout area beneath a flip-chip.
Upon launching the tool, you should select either the two-pick or window mode. In two-pick mode, you pick the first point on the cline, then the second point. The length of the clines between these two points (following the cline path) will be changed. In window mode, you make two picks to mark the two corners of the box. Two separate picks are still used, so that you are able to “oops” the first pick if it is not in the desired location, same as with the single trace mode.
Next, set the desired new line width.
Finally, make your selections in the main drawing canvas.The picture below shows two copies of a cline, with the lower one resulting from a cline change width operation to lessen the line width between the two user picks.
Menu and Command-Line Access
Menu Pick: Edit > Cline Change Width… (near edit vertex)
Command Line: cline change width
Graphical User Interface
The interface for this tool exists within the mini status options panel. It is shown in its default configuration in the figure below. The fields are defined as follows:
· Two-pick single trace mode: Select this option (the default) to pick two locations on a single cline and change the width along the cline between those two points.
· Window pick multi trace mode: Select to draw a selection window in the main canvas and change all the clines inside that region to the new width.
· New width: The new width for the modified pieces of the cline(s). This defaults to the minimum line width on the top conductor layer in the design.
Once again, I'm always interested in your perspective on the new SPB16.2 features!
Hi - I've checked with our APD AE expert, and in the SPB16.3 APD tool, there is an Edit> Cline Change Width command. However, this feature is not available in the Allegro PCB Editor tool. Which product are you using?
Is this feature available in 16.3? edit-> cline change width doesn't exist in the drop down menu.