Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The SPB16.3 release of OrCAD Capture now allows you to create intersheet references on flat designs, simple designs, and complex hierarchical designs. Design navigation in Capture now also includes a signal navigation feature to navigate through the connected signals on a design. This feature allows you to select a signal that you want to trace and then browse through all the connected signals on the design.
Intersheet references indicate the source and destination of schematic page and schematic signals in the design, making it easier to trace signals and find errors in the electrical connectivity of the design. An intersheet reference for an input signal indicates all the schematic pages from which the signal originates. An intersheet reference for an output signals indicates all the schematic pages to which the signal goes.
For example, an output hierarchical port with intersheet references 6, 8, and 10 indicate that the signal goes to schematic pages 6, 8, and 10.
Read on for more details…
Intersheet references in a flat design
For every off-page connector on the pages of a flat design, the intersheet reference of its port will be attached to that connector. Note the off-page connectors (A, B and C) attached to the parts across the three pages in the screenshot below. Notice the output if you create intersheet references to trace the signals across the pages of this design:Connector A: Since the three connectors lie on Page 1, the intersheet references are defined as 1 for A connectors. Connector B: On Page 1 the reference is defined as 2,3. This implies that the signals for this connector exist on Page 2 and Page 3. Similarly, you see the Connector B reference on Page 2 is 1, 3 and the reference on Page 3 is 1,2.Connector C: The Page 2 reference for Connector C is 2,3 since the signals exist on Page2 and 3. Now the Page 3 reference for both Connector C connectors on Page 2 and 3 show as 2,3. This implies a signal exists on Page 2.
Intersheet references in a hierarchical designFor every pin that is present on a hierarchical block, the intersheet reference of its port will be attached to that pin. Take the example of the FULLADDER design that contains two occurrences of the HALFADD hierarchical blocks (see below). Note that the hierarchical blocks on the FULLADD page are connected to the two HALFADD pages via hierarchical ports. Notice the output if you create intersheet references to trace the signals across the pages of this design: CARRY_IN (FULLADD): The intersheet reference for the CARRY_IN port on the FULLADD page is defined as 2!. This implies that the signal for this port is on page two of the design (halfadd_A). Also, the exclamation (!) symbol implies that the connected signal exists one level lower in the hierarchy.X (FULLADD): The reference for the X port on the FULLADD page is defined as 3!. This indicates that the connecting signal is on page 3 (halfadd_A). The exclamation symbol implies that the connecting signal exists one level lower in the hierarchy.X (halfadd_A): The intersheet reference for the X port on the halfadd_A page is defined as 1^. This indicates that the connected signal exists on page 1 (FULLADD). Also, the caret (^) symbol implies that the connecting signal exists one level higher in the hierarchy.Y (halfadd_A): The reference for the Y port on the halfadd_A page 1^,3 defines that one connecting signal exists on page 1 (FULLADD) and the caret symbol indicates that this signal exists one level higher in the hierarchy. The second connecting symbol exists on page 3 (halfadd_B). Similarly, the intersheet reference for the SUM port on the halfadd_B page is 1^,2.
Creating Intrasheet references
1. From the Tools menu, choose Intersheet Reference. The Intersheet References dialog box displays:
You can also access this dialog box by choosing the Annotate option on the Tools menu. Then in the Annotate dialog box select the Add Intersheet References option and click OK.2. Select the Place On Off-Page Connectors option if you want the intersheet references placed on off-page connectors.3. Verify that the value used for X Offset is correct. This option adjusts the horizontal spacing between the port name and the intersheet reference.4. Select or clear the option in the Port Type Match Matrix group box as necessary to specify how port types are to match each other when creating intersheet references.5. Click OK. Capture performs error checking on your design while it generates intersheet references.6. To generate a report of the interesheet references of the selected design, select the View Report option and specify the name of a CSV file in which you want to create the report.
CSV file generated for Intersheet References
The following report file sample is generated from the FULLADD design:
Description of the columns below for the generated IREF Report:Name is the name of the port or off-page connector.Type is the signal type.Page defines the page on which the port or off-page connector exists.Page Number are the page numbers as defined by the Page.Number property of the title block on that respective page.Schematic is the schematic folder containing the specific pages.PartPin is the part and pin combination connected to the port or off-page connector.LocationX is the X-axis location on the schematic page grid of the port or off-page connector.LocationY is the Y-axis location on the schematic page grid of the port or off-page connector.Zone is the zone location on the schematic page grid of the port or off-page connector.
Please share your experiences with this new Capture feature.
Jerry "GenPart" Grzenia
This may be design content specific. Please contact our Customer Support team so they can review this with you.
When I add intersheet references it does not work for Bus off page connectors, but single wire connectors are numbered correctly.
Sorry for the delay - I missed your post. It might be best in this specific case to contact our Customer Support team so we can explore your exact design and determine the resolution.
say i have connected port X of page 1 with port X of page 2..in page 1 it is showing the intersheet reference number 2..but in page 1 it is not showing anything.signal navigation is also showing the two pages are connected but why am i not getting the intersheet reference in page2?? the port types are also ok..one input other one output..kindly help me with the necessary changes..
Hi RRN -
It's probably best at this point, that you contact our Customer Support team (http:/support.cadence.com) and file a new Case so a Customer Support AE can work directly with you.
I tried what is given in the above support article but still I am unable to resolve the issue.
I did a simple copy-past of the following in the command Window
"SetOptionString IrefPageGridSeparator TRUE"
But there is no change. I am still getting Zone before the PageNo.
Kindly suggest any changes required to execute the command if any.
I am using ORCAD 16.5
Hi Hung Nguyen,
I asked one of our Customer Support Capture experts, and here are the answers to your questions -
Question) What is the difference between Page Number / Schematic Page Number?
For flat designs these two will be same.
In hierarchical designs, Page Number specifies the number of the schematic pages with respect to entire design.
Schematic page specifies the number of the schematic page with respect to that schematic.
Question) What is the difference between Page Count and Schematic page count?
Page count Specifies the number of schematic pages in entire design.
Schematic page count Specifies the number of schematic pages in the given schematic.
Question) Do they need to be the same?
Answer: Not required.
Question) Which one does the InterSheet References use to determine the off-page connection?
Answer: Intersheet references use “Page Number” because it specifies the number of the schematic page with respect to entire design
What is the difference between Page Number / Page Count and Schematic Page Number / Schematic Page Count in Title Blocks Property?
- Do they need to be the same?
- Which one the InterSheet References use to determine the off-page connection?
I ran into a case that the Title Block display page 22, but the InterSheet References on page 17!!
I spoke with one of our Capture Support AE experts and she suggests you use the solution mentioned in this Cadence Online Support Article -
I am using Grid option for the Intersheet Reference. It has option - "1A5[Zone][Num]". My question is can I change it to "5A1[Num][Zone]"?
This is because I want to display Page number first and then the zone. I have the few PDF schematics which display references in that order which is more convenient to read.
I asked for help about your question from one of our Customer Support Capture experts. Here's what she provided -
In Capture, if we add a new page then the Project Manager arranges the pages in alphabetic order.
If you have page names as page1, page3, page4..etc., then you can directly create a new page with the name page2 and it will be inserted between page1 and page3. Once added, you can change the page number by opening TitleBlock Properties.
If you have defined custom names, then you can create a new page and can change the page number to 2.
To change the page number:
1) Open schematic
2) Open newly added page
3) Double click on TitleBlock, here change the page count value (to total number of pages in design) and change the page Number and Schematic Page Number to what you want – here in this case 2.
I Emailed you privately with a movie demonstrating the steps.
Some how I removed a page and now all my Intersheet References are wrong. It's a flat design on 6 pages with page 2 missing. Page properties per page shows page 1,3, 4, 5, 6 &7. I've lost page 2 now all my interpage references are off by a page? Can I renumber the pages or how would I insert a page between pages 1 and 3?
To add the Intersheet References in Capture:
Select the design name, *.dsn in Project Manager. Tools > Annotate and select “Add Intersheet References” under the section – Action.
When you click OK, (click Yes for Undo warning pop up). The Intersheet References GUI opens up. Select the options and click OK and it will add intersheet references.
How can I put Intersheet Reference for Bus Connection?
It's probably best in this case to contact our Customer Support team on this issue as it's specific to your design and there can be several causes.